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A telemetry data controller includes a switch for time 
division multiplexing a plurality of analog and- digital 
inputs to a transmitter. The switch is under the control 
of a programmable, computer type memory, certain 
portions of which can be changed at will. The memory 
controls the switches so that different data sources can be 
sampled at different rates. The analog signals are fed to 
converter, whereby all transmission 
The invention described herein was made by em- 
ployees of the United States Government and may be 
manufactured and used by or for the Government for 
governmental purposes without the payment of any 
royalties thereon or therefor. 
The present invention relates generally to telemetry 
transmission systems and, more particularly, to a time 
division multiplexed telemetry transmitting system con- 
trolled by a programmed memory. 
Time division multiplexed telemetry controllers are 
generally characterized by a switch which sequentially 
couples data from a plurality of sources to a single output 
line. Generally, the switch is activated in an invariable 
manner, whereby each of the data sources is sampled at a 
constant rate. If data from a particular source should 
become unimportant, because, for example, the source is 
malfunctioning or becomes of a lesser degree of sig- 
nificance than was assumed on an a priori basis, there is 
no provision usually included for decoupling the source 
from the telemetry transmitter or for changing the source 
sampling rate. 
In accordance with the present invention, there is 
provided a time division multiplexed telemetry trans- 
mitter wherein ' data sources being sampled can be 
changed at will and the source sampling rate can be 
varied. In addition, different data sources can be ex- 
amined at different rates, depending upon the importance 
and frequency variations of a particular source. 
The present invention achieves these results by em- 
ploying a programmable, computer type memory for 
selectively activating a switch coupled between a plurality 
of data sources and a transmitter. The programmable, 
computer type memory sequentially derives data indica- 
tive of which source is to be connected to the trans- 
mitter. The memory data closes one of a plurality of 
switches connecting all of the data sources to the 
transmitter. 
To provide different sampling rates for the various 
signal sources, the memory is sequenced through a multi- 
plicity of minor frames, which together form a major 
15 
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frame. During each memory frame from the memory i s  
activated to derive a plurality of sequential words. Each 
word includes a number of bits causing the system to 
execute one of a number of commands and many of 
them include bits enabling the same multiplexed switches 
to be sequentially activated at the same time slot during 
each minor frame. Other switches are sequentially 
activated at a rate that is a submultiple of a minor frame, 
i.e., less than once per minor frame, by subcommutated 
memory sequences. The subcommutated sequences are 
derived from memory in conjunction with scratch pad 
memory counters. In a first type of subcommutated 
sequence, the scratch pad counters derive words indica- 
tive of consecutively numbered time division multiplexed 
switches. The scratch pad counters, in a second kind of 
subcommutated sequence, derive words indicative of con- 
secutively numbered memory addresses, where there are 
stored data indicative of different switch numbers. Hence, 
the first and second types of sequences are respectively 
denominated as sequential and arbitrarv subcommutated 
sequences. Through the proper use d'f u^;e subcommutated 
and minor frame sequences, a relatively small memory 
can be utilized to generate a lengthy nonrepetitious major 
frame. 
A further feature of the invention is that one of many 
different stored programs can be selected at will from 
a station remote from the telemetry transmitter. 
Another aspect of the invention is that synchronism 
between a clock source external to the present system 
30 and the memory readout is checked once per major 
frame. If the clock source and memory readout are not 
synchronous, the memory readout is halted until the 
occurrence of a synchronizing clock pulse. Thereby, data 
sources controlled by the clock source are maintained 
35 in time with the memory readout. 
A further feature of the invention resides in the check- 
ing operations thereof. In particular, the contents of 
the memory are automatically read out a predetermined 
number of times after the memory has been repro- 
40 grammed to enable a station remote from the telemeter- 
ing transmitter system to compare the actual memory 
contents with the desired contents. In addition to the 
verification of memory contents achieved automatically 
after the memory has been reprogrammed, the memory 
45 can be read out at will in response to a command derived 
from a station remote from the telemetering transmitter 
system. 
A further feature of the invention relates to checking 
the operation of the system logic, as well as ascertaining 
50 if the memory contents are correct. To check if the 
memory is functioning in conjunction with the logic net- 
work correctly, the memory contents can be read out 
in the same manner as they are read out during a normal 
operating cycle in response to a control signal from a 
55 station remote from the telemetry transmitting system. 
With the memory operating in the normal manner while 
the system is in the checking mode, command data 
derived by the memory are fed to the telemetry trans- 
mitter and relayed back to the station remote from the 
60 teleme-try transmitting system, without sampling any of 
the data sources. Thereby, at the remote station, it is 
possible to check the complete operation of the telemetry 
transmitter system to see if it conforms with the desired 
operation. By checking both the memory contents and 
65 the memory contents in combination with the logic net- 
25 
3,546,684 
3 
work of the telemetry transmitter system, malfunctions 
in the different segments of the telemetry transmitting 
system can be isolated. 
It is, accordingly, an object of the present invention 
to provide a new and improved telemetry transmitter 
system. 
Another object of the present invention is to provide 
a new and improved telemetry transmitter system where- 
in a time division multiplexing sampling sequence can 
be varied at will. 
A further object of the present invention is to provide 
a new and improved telemetry transmitter system where- 
in different data sources are sampled at different rates. 
An additional object of the present invention is to pro- 
vide a telemetry controller wherein the sequence of time 
division signal sampling can be varied at will and difEer- 
ent sources can be sampled at different frequencies. 
A further object of the present invention is to provide 
a time division multiplexed telemetry transmitter system 
including a progtiammable computer type memory for 
controlling the sampling of data from a multiplicity of 
sources. 
Still another object of the present invention is to pro- 
vide a time division multiplexed controller wherein there 
are established a basic sampling rate for a majority of 
the data sources and a further sampling rate, that is a 
submultiple of the basic rate, for the other sources. 
Yet an additional object of the invention is to provide 
a telemetry transmitting system including new and im- 
proved means for checking the system operation. 
Still a further object of the invention is to provide a 
telemetry controller including a programmable computer 
type memory wherein the memory contents can be verified. 
Yet another object of the invention is to provide a 
telemetry controller including a computer type memory 
that can be reloaded, whsrein verification of the data 
loaded into the memory is accomplished automatically 
after the reloading operation has occurred. 
Still an additional object of the invention is to provide 
a telemetry controller including a computer type memory 
that can be reloaded, whereby verification of the data 
loaded into the memory is accomplished automatically 
after the reloading operation has occurred or the mem- 
ory contents can be examined at will in response to a 
signal derived from a station remote from the telemetry 
transmitter system. 
Still another object of the invention is to provide a 
new and improved telemetry controller wherein sources 
of error can be isolated. 
Yet another object of the invention is to provide a 
telemetry controller including a programmable, computer 
type memory in combination with a logic network, where- 
in malfunction in the logic network can be detected. 
An additional object of the invention is to provide a 
telemetry system controlled by a memory including a plu- 
rality of programs, selectively activated at will, for en- 
abling data sources to be sampled in a multiplicity of 
different sequences. 
A further object of the invention is to provide a pro- 
gram controlled telemetry system wherein synchronism 
between the program sequence and an external clock 
source is checked and maintained. 
The above and still further objects, features and ad- 
vantages of the present invention will become apparent 
upon consideration of the following detailed description 
of one specific embodiment thereof, especially when taken 
in conjunction with the accompanying drawings, wherein : 
FIG. 1 is a block diagram of a telemetry transmitter 
system including the present invention; 
FIG. 2 is a block diagram of a preferred embodiment 
of the formatter of FIG. 1; 
FIG. 3 is a block diagram of a preferred embodiment 
of the memory and memory sequencer of FIG. 1; 
FIG. 4 is a block diagram of a preferred embodiment 
of the reprogrammer of FIG. 1; and 
FIG. 5 is a circuit diagram of a portion of the mem- 
ory sequencer of FIG. 3. 
The present invention is described specifically in con- 
junction with a telemetering system to be employed on 
the Nimbus D artificial earth satellite and as such the dis- 
closure includes several aspects that may be unique to 
the capabilities of that space vehicle. It is to be under- 
stood, however, that the teachings of the invention are 
applicable to other systems for telemetering data between 
a first site and one or more receiving and/or command 
sites. 
Reference is now made specifically to the system block 
diagram of FIG. 1, wherein there is illustrated Nimbus 
command and clock subsystem 20. Command and clock 
15 subsystem 20 is described in detail in a publication en- 
titled “Nimbus Handbook for Experimeters (Nimbus D)”  
published by the Goddard Space Flight Center, Greenbelt, 
Md., December 1967. Command and clock subsystem 20 
includes a VHF receiver and a command clock with de- 
20 rives a serial binary coded decimal signal indicative of 
real time, with reference to seconds, minutes, hours and 
days. 
The receiver section of command and clock subsystem 
20 responds to signals from a ground station to control 
25 the apparatus of the present invention so that a memory 
therein can be reprogrammed at will or the memory con- 
tents can be read out for verification purposes. During the 
reprogramming cycle, command and clock subsystem 20 
derives control and data signals for loading the memory 
A further function of command and clock subsystem 
20 is to control the flow of data to microwave, S band 
transmitter 22. In particular, transmitter 22 is selectively 
responsive to signals stored in multitrack tape recorder 
35 24, the contents of which are selectively read out by mul- 
tiplexing switch 26, responsive to an output of command 
and clock subsystem 20. Thereby, real time transmission 
of data collected from sources feeding the telemetry sys- 
tem illustrated by FIG. 1 can be obviated and data read- 
40 out is at will. Transmitter 22 can also be responsive to 
real time data as fed through multiplexing switch 26 
while the telemetry transmitter system operation and mem- 
ory are being verified. 
It is basically the function of the present invention to 
45 provide readout of experimental inputs 28 and house- 
keeping inputs 30. Experimental inputs 28 may be clas- 
sified into analog and serial digitally coded sets. Typical 
of the experimental inputs 28 are signals derived from 
cloudtop spectrometers, infrared spectrometers, ultravio- 
50 let detectors, etc. The responses from these data sources 
may be either in analog form or serial ten-bit digital 
words. The housekeeping inputs 30 are indicative of mon- 
itored conditions interior of the spacecraft vehicle and are 
usually signal sources having a zero or one value to in- 
55 dicate that a particular device is or is not functioning. 
An example of the single bit binary signal that comprises 
housekeeping input sources 30 is the condition of one of 
the various power supplies within the spacecraft vehicle. 
The apparatus of the present invention comprises four 
60 main sections, namely: reprogramming unit 32, memory 
sequencer unit 34, memory 36 and formatting unit 38. 
Reprogramming unit 32 responds to signals from com- 
mand and clock subsystem 20 to actuate memory sequen- 
cer 34 to read new data into memory 36 or read data out 
65 of memory 36 for verification purposes. Formatting unit 
38 responds to the signals fed thereto by sequencer unit 34 
selectively to control the flow of data between input 
sources 28 and 30 to tape recorder 24. During the verifica- 
tion or checking modes of the present telemetry trans- 
70 mitter system, the satellite is usually in communication 
range with a ground station, so that a real time link is es- 
tablished. To this end, the output of formattting unit 38 
is fed directly to transmitter 22 through multiplexer 26 in 
response to an output signal of memory sequencer 34. 
Reference is now made to FIG, 2 of the drawings 
30 as desired. 
75 
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wherein there is illustrated a block diagram of formatting TO provide a record in tape memory 24 of the time at 
unit 38, FIG. 1. It is the broad function of formatting which an experiment is being performed, the time indicat- 
unit 38 to selectively gate data from one of sources 28 ing binary signal derived by command and clock system 
and 30 or a coded word from memory 36, as coupled 20 is fed through formatting unit 38. The time indicating 
through memory sequencer 34, to tape recorder 24. signal has a basic frequency of 100 hertz and i s  arranged 
Formatting unit 38 includes an 11 stage buffer register in one second time frames. Each one second time frame 
40 for receiving an 11 bit parallel binary word from is divided into ten equal duration 0.1 second parts, the 
memory sequencer 34. The 11 bit word fed to register 40 first nine of which indicate time in serial, binary coded 
by sequencer 34 includes ten data bits and a control, gate/ decimal code in terms of seconds, minutes, hours and days 
value bit. The ten data bits are selectively indicative of l o  from satellite launch. Each of the first nine parts i s  divided 
which one of sources 28 and 30 is to be coupled through into a pair of equal length segments. The first segment 
formatting unit 38, or words representing synchronization includes in seriatim a binary one index marker and four 
or sequence identification. time indicating binary coded bits, while the secund seg- 
The ten data bits stored in register 40 are SimultaneouslY ment comprises five serial binary zero dummy bits. The 
read out in response to a pulse from a timing Source (not 15 last or tenth part of each frame comprises ten serial bits, 
shown in FIG. 2) and coupled to decoding matrix 42. De- wherein the first bit is an index, the second through fifth 
coding matrix 42 includes conventional circuitry for de- bits identify the ground station originating the code de- 
riving 1024 binary signals, one for each of the possible rived by subsystem 20, and bits six to ten are all binary 
1024 combinations of the ten data bits derived by register ones to indicate the end of a frame. 
40. Matrix 42 includes four different sets of parallel out- 20 Formatter 38 responds to the 100 Hz. time indicating 
puts, with the first three sets indicating addresses for data signal to derive once every 0.2 second a ten bit parallel 
sources to be coupled through formatting unit 38 and the signal containing the data in two of the parts in each time 
last set being for control purposes. The first three Sets of frame. To this end, the serial bit stream indicative of 
outputs from decoding matrix 42 are respectively indica- time is fed from command and clock subsystem 20 to ten 
tive of data source address: 0-15 for sixteen serial digital 25 stage serial-to-parallel converter shift register 62. Register 
sources 44, numbered 0-15; 32-63 for single bit digital 62 responds to the bit stream to derive a ten bit parallel 
sources 46 numbered 0-31; and 64-639 for analog data output signal that is fed once every minor frame interval 
sources 48, numbered 10-575. Analog sources 48 and serial of 0.2 second to shift register 58 through switch 56 in 
digital sources 44 generally comprise experimental inputs response to a clock pulse. The time indicating signal is 
28, FIG. 1, while single bit digital sources 46 ComPrlse 30 applied to shift register 62 so that the first five bits in 
housekeeping inputs 30. It is to be understood, however, each frame part are gated to register 62 and the five 
nces the housekeeping inputs may dummy bits are decoupled from the register. Thereby, 
r 48 and that the experimental in- at the end of each 0.2 second there is stored in register 
puts may be simle bit sources 46. 62 two adjacent time indicating parts of a time frame. 
Decoding matrix 42 and sources 44, 46 and 48 feed 35 The two parts are simultaneously read from the register 
switch array 50. Switch array 50 includes a multiplicity of once every 0.2 second and fed through switch 56 to eleven 
switches, equal in number to the number of Sources 44, 46 stage shift register 58. 
and 48; in the present instance, therefore, the number of Shift register 58, in addition to being fed by the ten 
switches is 624. Each of the switches in array 50 is re- bit word outputs of circuit elemellts 52, 60 and 62, is 
sponsive to a different one of the Sources and a different 40 selectively responsive to the ten bit data words read from 
one of the outputs from the first three output sets of de- buffer register 40. The contents of the ten data bits 
coding matrix 42. Each of the switches in matrix 50 is stored in buffer register 40 are selectively fed to shift 
normally open and is closed only in response to a binary register 58 through switch 56 that is closed in response 
one signal being derived from the output of decoding to the gate/vaIue bit stored in register 40. In particular, 
matrix 42 to which it is responsive. if the gatehahe bit has a binary one signal, switch 56 Sources 44, 46 and 48 are selectively gated, one at a '' responds to the data bits stored in stages 1-10 of register 
time, through switches in array 50 to analog-to-digital 40 and feeds them to register 58. 
converter 52 and eleven stage serial-to-paralleI converter Control of switch 56 to selectively gate the ten parallel 
60 through OR gate 54 in response to the outputs of de- bits in each of circuit elements 52, 40 and 62 to shift 
coding matrix 4% (3xwerter 52 register 58 is under the control of decoder 64. Decoder 
source coupled thereto to derive a ten bit Parallel binary 50 64 responds to the gate/value stage of register 40, as 
output signal that is selectively fed through switch 56 to well as a signal on control output leads 66 and 48 of eleven stage parallel-to-serial shift register 58 which is decoding matrix 42. Otltput lead 66 is activated to a 
advanced in response to a 4 kHz. clock source. binary one value if the signal fed to matrix 42 indicates 
Eleven Stage shift register 60 converts the serial signa1 that the contents of analog-to-digital converter 52, are to 
of sources 44 into a parallel ten bit binary word and con- 55 be fed through 56, while a binary zero signal is 
verts the single bit of sources 46 into ten bits all having derived if the contents of serial-to-parallel cmverter 60 
the same value. Shift register 60 includes eleven stages, are to be fed through the switch. The second ovtwt lead 
only the last ten, of which include output leads, and is re- 68 of matrix 42 has a binary one value to command 
sponsive to digital sources 44 and 46. The digital signals feeding the time indicating signal stored in register 62 
fed to converter 60 are arranged so that after the synchro- 60 thrcrugh switch 56. Hence, in response to the control sig- 
binary one level is derived during a certain time slot- n e  from the gatelvalue stage of register 40, decoder G4 
binary one level exceeds the amplitude range of anarog derives four output signals respectively commanding 
sources 48 by a sufficient magnitude to enable it to be switch 56 to gate: (1) the contents of converter 52 to detected as a binary one signal to the exclusion of the " register 58; ( 2 )  the contents of converter 6Q to register 
analog signals. The binary one level shifts the preceding 58; (3) the contents of register 62 to register 58; and 
ten bits one stage so that all ten readout leads of register 
source has elapsed. If an analog signal is coupled through register 40 to register 58' 
OR gate 54, the voltage thereof cannot reach the assigned $0 to the ten bit 
voltage for the binary one level and the contents of reg- Parallel signal derived from switch 56 and to a 4 kHz 
ister 60 cannot be shifted. Thereby, only in response to a pulse souTce. a kHz* ten word 
digital Source being coupled to the input of OR gate 54 is is read from the most significant bit stage of register 58 
converter 60 loaded with a binary, parallel word indicat- during each time interval of 2.5 milliseconds. Register 58 
h g  the value of one of digital sources 44 or 46. 75 includes eleven stages so that successive words are de- 
to the 
nOuS data bit segment thereof has been a nals fed thereto on leads 66 and 68, as well as a simal 
60 are activated Once the tirne required to sample a digital (4) the Of the ten least stages Of 
stage register 58 is 
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rived from the register wi ut interruption between the particular program. This ca bility is achieved by assign- 
first and last bits between adjacent words. The timing of ing a different starting address to each of the four pro- 
formatter 38 is such that during each 2.5 ms. word grams. Control of which of the four different programs 
interval the contents of register 40 are read into shift is in response to a two bit code coupled to sequencer 34 
register 58. During a second 2.5 ms. word interval the by command and clock subsystem 20 in response to a 
ten bit word storgd in register 58 is read out either to signal received by subsystem 20 from a ground command. ; 
tape recorder 24 to multiplexing switch 26. Each word in memory 36 includes ten bits, which are 
Eighty such 2.5 ms. operations ae performed during broken down into three fields covering bits 1-3, bits 4-6 
each 0.2 second minor frame occurring between adjacent and bits 7-10. Bits 7-10 control the gate/value bit fed 
readouts of register 62. During each minor frame, many by sequencer 34 to buffer register 40 of formatter 38, FIG. 
similar commands and signals are derived in correspond- 2. If any of bits 7-10 has a binary zero level, circuitry 
ing 2.5 ms. time slots. As an example, in the first two (described infra) is included so that the word stored in 
time slots of each minor frame, sync words are fed register 40 enables a selected one of the data sources to 
through register 40 and switch 56 to register 58; in the be fed through switch 56 to shift register 58, as deter- 
third 2.5 ms. time slot the gate connected to analog source 15 mined by all ten bits of the word in register 40. In the 
No. 9 and the analog-to-digital o u t p t  of decoder 64 are alternative, if each of the bits 7-10 has a binary one value,. 
activated simultaneously so that register 58 responds to sequencer 34 is activated to one of eight instructions or 
a coded signal indicative of analog source No. 0. During commands, determined by bits.4-6 of the memory word. 
certain correspondingly numbered minor frame time slots, Associated with several of the commands are word loca- 
however, different signals are derived to provide sub- 20 tions in scratch pad memory 70, which locations are indi- 
multiple signal sampling. As an example, in the sixth cated by the eight combinations defined by bits 1-3 of 
time slot of each minor frame a minor frame identifica- the memory words. Hence, each word in memory 36 is 
tion signal, which is different for each minor frame, is capable of activating sequencer 34 into two broad func- 
derived; in the sixteenth time dot of every fifth (0, 5,  tioning modes and in one of the modes eight different 
10, etc.) minor frame, single bit source No. 9 
pled; in the sixteenth time slot of every fifth plus one Data are selectively written into memory sections 70 
(1, 6, 11, etc.) minor frame, single bit source No. 1 is and 72 and read from sections 70, 72 and 74 through sampled. For the specific application being considered, ten bit, buffer input-output register 76. Control of the eighty sequentially derived minor frames comprise a memory word written into or read out of register 76 is major frame of sixteen seconds duration. After a major 30 under the control of nine bit ad&ess register 78 which 
frame has been completed, the initial mitlOr frame is again supplies address specifying signals to sections 70, 72 and 
initiated so that a complete sampling interval has a six- 74 through control network 80. Address register 78 in- 
teen second period. cludes a load input terminal, while input-output register 
Reference is now made to FIG. 3 of the drawings 76 includes an input terminal enabling it to be. loaded. 
wherein there i s  illustrated a block diagram of mamory 35 Register 76 can eiher, under control of circuit 80: (1) 
sequencer 34 and memory 36, FIG. 1. Basically, it is a read the contents of a memory address specified by ad- 
function of memory sequencer 34 to control the readout dress register 78; or (2) write a word into an address 
of memory 36 in response to signals from reprogram- specified byregister78. 
ming unit 32 and signals generated internally of the se- It is basically the function of sequencer 34 to control 
quencer. The words in memory 36 are sequentially fed 40 the flow of data into and out of memory 36 in response 
to formatter 38 to selectively: (1) control readout of the to control signals generated by circuitry internally of the 
various data sources; (2) feed words directly from register sequencer, whereby different word positions in memory 
40 to register 58; and (3) control switch 56, as discussed 36 are sequentially reached to generate the minor and 
supra. major frame sampling. In addition, sequencer 34 responds 
Before going into a detailed description Of memory 45 to signals derived by reprogramming unit 32, as well as 
sequencer 34, consideration will be given to memory 36 command and clock subsystem 20, to read new data into 
which is of a generally conventional type. Memory 36 in- and verify the contents of memory 36. 
cludes three different sections for storing a total of 512 The flow of all data words to and from memory 36 and 
ten bit words and comprises: scratch pad Section 70 for within sequencer 34 is through transfer circuit 82. Trans- 
temporarily storing eight ten bit words; nondestructive 50 fer circuit 82 includes ten different parallel switch ele- 
readout, read only section 72, for storing 376 ten bit ments for selectively transferring words from mem- 
words; and nondestructive readout, Programmable (read/ ory 36 and various registers in memory sequencer 34 
write) section 74 for storing 128 ten bit words. Sections to ten parallel output leads, on which are sequentially 
7% 72 and 74 Of the 512 word memory are segmented derived data words that are routed from one section of 
with addresses denominated: scratch pad memory section 55 the memory equencer or memory, or to register 40 of 
70, address words 0-7; read only section 72, address words formatter 38. Control of the selected word to be cou- 
8-383; and programmable section 74, address Words 384- pled through transfer circuit 82 is in response to activa- 
511. tion of one of seven control leads or bits, denominated 
The 128 words in the nondestructive readout, program- S I 4 6  and of seven control leads or bits, denominated 
mable memory section 74 can be changed at will in re- 60 84 on seven lead bus 86. Transfer circuit 82 responds to 
sponse to signals derived by reprogramming unit 3% either one of the seven bits in bus 86 to transfer one of six 
prior to the time the system is made operational or after input words to the ten parallel output leads thereof. 
it has been put into use, by means of a telemetry link. In Transfer circuit 82 is responsive to three ten bit words, 
contrast, 376 word read only section 72 is programmed or one nine bit word, one two bit word and one three bit 
loaded by means of hard wire connections from an exter- 65 word. In particular, the ten bit words fed to transfer circuit 
nal memory loading device prior to the time of the ap- 82 are derived from: input-output register 76 of memory 
paratus being utilized for telemetry purposes. The contents 36 which stores a word to indicate the contents of a mem- 
of eight word scratch pad memory 70 are continually being ory address read out under the control of address register 
altered while the system is in normal operation. Scratch 78; a ten bit register in reprogramming unit 32, for storing 
pad memory section 70, in effect, provides eight counters 70 a word indicative of the contents of one of the 128 words 
necessary to generate subcommutation sequences for to be loaded into programmable memory section 74; and 
controlling the switches in array 50 of formatter 38, FIG. ten stage temporary storage counter or register 9 
2, as well as to activate other control functions. nine bit word is fed to circuit 612 from nine stage instruc- 
Memory 36 can be thought of as being composed of up tion counter 88 and indicates the next address in memory 
to four independent sections, each capable of generating a 7 5  36 to be read out or written into. The two bit word, 
, 
Sam- 26 commands or instructions are provided. 
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denominated as the X bits, s fed to transfer circuit 82 
from subsystem 20 to indicate which of the four possible 
programs in memory 36 are to be utilized, while the three 
bit word is derived from the three least significant stages 
of instruction register 92 to indicate counter locations in 
scratch pad memory 70. 
Information is gated through transfer circuit 82 from 
input-output register 76, instruction counter 88 and tem- 
porary storage register 90 in response to the signals SI, 
S2 and S5 being respectively derived by timing and con- 
trol logic circuit 84. The ten bits from the register in re- 
programming unit 32 are coupled through transfer circuit 
82 whenever the contents of that register are read out, as 
will be described infra. In response to the command sig- 
nals S3 and S6, the two X bits derived by command and 
clock subsystem 20, indicative of which one of the four 
. programs of memory 36 is selected, are respectively cou- 
pled through first and second pairs of different gates of 
transfer circuit 82. The command S3, in addition to en- 
abling the two X bits to be sampled, activates transfer cir- 
cuit 82 to feed the X bits to timing and control logic 
network 84. Network 84 responds to the X bits derived 
by the first pair of gates in citcuit 82 so that the next ten 
bit word fed to transfer circuit 82 can be examined to 
determine if it has a zero value. 
Transfer circuit 82 responds to the coded signals S6 so 
that the two X bits can control the starting position of the 
next major frame read from memory 36 and instruction 
counter 88 is cleared, i.e., is set to a zero level. Instruction 
counter 88 is cleared to a zero level by feeding the @ sig- 
nal to a clear input terminal of counter 88 by way of lead 
94 and OR gate 95. 
The S4 output signal of timing and control logic circuit 
actiyates transfer circuit 82 to enable scratch pad 
I , counter number indicating bits 1, 2 and 3 in six stage 
buffer register 92 to be fed through three different gates 
of the transfer circuit. Six stage buffer register 92 is a 
segment of instruction register 96 which is selectively 
responsive to words read from memory 36. Buffer register 
92 responds to parallel bits 1-6 of each memory word and 
stores each of them in a corresponding register stage. 
Instruction register 96 responds to each word read 
from memory 36 and stores a decision as to whether an 
instruction is to be executed or if one of the switches in 
array 50 of formatter 38, FIG. 2, is to be selected. The 
decision is made by sampling bits 7-10 with NAND gate 
100, the output of which is stored in register stage 98. 
If each of bits 7-10 has a binary one value, NAND gate 
100 derives a binary zero signal, whereby the signal stored 
in stage 98 indicates that a memory command is to be 
executed. The word stored in register stage 98 is coupled 
to timing and control logic circuit 84 to control deriva- 
tion of the S4 signal coupled to transfer circuit 82. If 
the S4 signal is activated, bits 1-3 in the correspondingly 
numbered stages of buffer register 92 are fed through trans- 
fer circuit 82 to address register 78, where they are stored 
to indicate which scratch pad word in memory section 
70 is selected. 
Bits 4-6 of buffer register 92 are fed to decoder network 
102, having seven output leads, each indicative of one 
of seven of the eight commands which the system is capa- 
ble of executing. The seven bits derived by decoder 102 
are normally fed to timing and control logic circuit 84. 
which responds thereto to establish different logical con- 
nections between the various registers of the sequencer 34 
and memory 36. While the contents of memory 36 are be- 
ing reprogrammed or verified and for one of the eight 
commands, however, circuit 84 derives a control signal 
to inhibit the output of decoder 102 so that no memory 
commands are executed. 
A further input to timing and control logic circuit 84 
is a one bit signal derived by comparison matrix 112. 
Comparison matrix 112 compares the ten bits of each 
word derived from transfer circuit 82 with the ten bits 
stored in register 90. In response to the word coupled to 
comparison matrix 112 from transfer circuit 82 having a 
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magnitude in code greater than or equal to the word in 
temporary storage 90, the comparison matrix derives a 
binary one signal, while a binary zero is derived by the 
matrix if the output of register is less than the word 
derived by circuit 82. In response to certain commands 
(described infra) being fed to timing, and control logic 
circuit 84, the comparison indication of matrix 112 selec- 
tively controls data flow between the various registers of 
sequencer 34 and memory 36. 
The output words of transfer circuit 82, in addition to 
being selectively fed to inputs of timing and control logic 
circuit 84, are selectively fed to: input-output register 
76, instruction counter 88, temporary storage register 
90, and buffer register 40 of formatter 38, FIG. 2. The 
Selective connection of transfer circuit 82 to each of the 
aforementioned registers and counters is in response to 
load signals derived for each of the registers and counters 
by timing and control logic circuit 84. In particular, input- 
output and address registers 76 and 78 are loaded with ten 
bit words from transfer circuit 82 in response to signals 
derived by timing and control logic circuit 84 on leads 
116 and 118. Register 98 is fed by the output of transfer 
circuit 82 in response to a binary one signal on lead 120, 
while counter 88 is loaded in response to a binary one 
signal on lead 122, as coupled through OR gate 124 from 
timing and control logic circuit 84. 
Input-output register 76 includes read and write input 
terminals, enabled when binary one signals are derived 
on leads 126 and 128 by timing and control logic circuit 
84. Timing and control logic circuit 84 selectively incre- 
ments instruction counter 88 and temporary storage reg- 
ister 90 by a count of one in response to signals cou- 
pled through OR gates 130 and 95, respectively. Counter 
88 and register 90 are selectively cleared to the zero 
state in response to signals coupled from logic circuit 
84 through OR gates 132 and 134, respectively. 
Sequencer 34, in addition to being responsive to signals 
lerived internally thereof and from memory 36, is con- 
trolled by signals from reprogramming unit 32. Repro- 
gramming unit 32 is activated to either a reprogramming 
condition, a verify condition, or a status whereby it has 
substantially no effect on the operation of sequencer 34, 
which occurs during normal operation of the system. 
Ten different bi-level signals, denominated by Pll-P20, 
are applied to sequencer 34 by programmer 32. Signals 
Pll-P16, PI8 and P20 are selectively derived as binary 
one values while reprogramming unit 32 is activated to 
the reprogramming state, while signals P17, PI9 and P20 
selectively have binary one values in response to energiza- 
tion of the reprogrammer to the verify state. If unit 32 
is not in either the reprogramming or verify state, all of 
signals Pll-PZO remain at the binary zero level. 
The P11, P12, P17 and PI8 signals derived by re- 
programmer 32 are fed to time and control logic circuit 
84 of sequencer 34. The PI1 signal is selectively coupled 
to circuit 84 while the reprogrammer is in the reprogram 
mode after selected data words have been written into 
memory 36 to enable the write and load control leads OP 
input-output register 76 and to enable the increment input 
of instruction counter 88 to be activated. At substantially 
the same time that signal PI1 is derived, the PI2 signal 
is fed through circuit 84 to the load input terminal of 
instruction counter 88 and enables the load input of ad- 
dress register 78. During the verify mode, as each ten bit 
word is read from memory 36, the P17 signal is derived 
as a binary one pulse and fed through logic circuit 84 
to energize the gatehahe output of timing and control 
logic circuit 84 to a binary one level, whereby each word 
read from memory 36 is fed through buffer register 40 
to shift register SS, FIG. 2, by way of switch 56 in for- 
matter 38. The P17 signal is also fed through OR gate 
138 to enable AND gate 140 once as each word is read 
from memory, whereby the AND gate can pass an output 
signal from differentiator 142 through OR gate 95 to the 
increment input of temporary storage register 90. The P18 
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The sequentially derived serial twelve bit data words 
are fed by command and clock subsystem 20 to twelve 
stage shift register 150 at a bit rate of 120 bits per 
second, where'by once every 0.1 second a different twelve 
bit word is loaded into register 1S0. The two most 
11 
signal is derived by reprogramer 32 during the repro- 
gram mode as each new data bit to be loaded into 
memory 32 is received by the reprogrammer and is fed 
through logic circuit 84 to the S1 lead in bus 86; it will 
be recalled that the 31 lead in bus 86 enables transfer 
circuit 82 to be responsive to signals from input-output 
register 76. 
The P20 signal is derived as a binary one as each new 
data bit to be loaded into memory is received with repro- 
grammer 32 in the reprogram state. In contrast, in the 
verify mode, the P20 signal has a binary one value only 
while the last word in memory 36 is being read out. 
Differentiator 142 responds to each binary one in the 
P20 signal to derive a short duration output pulse. The 
pulse derived by differentiator 142 is coupled through 
AND gate 140 in response to the AND gate being enabled 
by either the P16 or P17 signals having a binary one 
value, as coupled through OR gate 138. In response to each 
binary one output of AND gate 14Q, as coupled through 
OR gale 95, temporary storage register 90 is incremented 
by a count of one. Hence, in the reprogramming mode, 
the count of register 90 is advanced by one as each new 
data bit to be loaded into memory 36 is received by 
reprogrammer 32 and in the verify mode, register 90 is 
incremented after the contents of memory 36, have been 
completely read out. 
Signals P13 and P14 from reprogramming unit 32 are 
selectively derived after each new data word has been 
loaded into memory and respectively coupled through OR 
gates 124 and 132 to the load and clear input terminals of 
instruction counter 88. Thereby, after selected new data 
words have been received by reprogrammer 32, instruc- 
tion counter 88 is cleared and then loaded with an ad- 
dress received from the ground station. 
In the reprogram mode, the P15 and P16 signals are 
respectively derived as binary one values after each data 
word has been and as each data bit is being received by 
reprogrammer 32. The P15 and Pl6 signals are respective- 
ly applied to the clear and increment input terminals of 
temporary storage register 90 to clear the contents of the 
storage register after each new word has been received 
and advance the count stored in the register by one as 
each bit is received. Storage register 90, as well as in- 
struction counter 188, is cleared whenever reprogramming 
unit 32 is activated to the verify state, as indicated by 
signal P19 having a binary one level. The binary one level 
of signal P19 is fed to the clear input terminals of in- 
struction counter 88 and storage register 90 by way of 
OR gates 130 and 134, respectively. 
Reference is now made to FIG. 4 of the drawings 
wherein there is illustrated a block diagram of reprogram- 
ming unit 32. Broadly, it is the function of reprogram- 
ming unit 32 to: reload the programmable section 74 of 
memory 36 with a new set of memory words and there- 
after read out memory 36 a predetermined number of 
times and feed the memory contents to transmitter 22; 
and respond to a command from a ground station to 
enable the contents of memory 36 to be read out and 
transmitted at will. 
Words to be loaded into section 74 of memory 36 
are fed to reprogramming unit 32 from a ground station 
via command and clock subsystem 20, FIG. 1. Each 
word includes twelve bits, the ten least significant of 
which are indicative of data words to be loaded into 
memory section 74 and the two most significant of which 
indicate one of three commands for the reprogramming 
unit. The command bits indicate whether a particular 
data word is an address or a data word in a particu- 
lar sequence or an end of transmission (stop) word. 
The particular binary codes for the command in each 
word are: the bits 10 indicate that the remaining ten 
bits of the word are the first word in the sequence; 
the bits 01 indicate that the remaining bits in the word 
are an intzrmediate data word in a sequence; and the 
bits 00 indicate that no more data are to be sent, Le., 
a stop command. 
significant bit positions of register 150 are read by de- 
coder 152, the output of which is sampled once every 
word, after each word has been loaded into register 
150. Decoder 152 responds to the two most significant 
bits of each twelve bit word to derive one of three binary 
signals having binary one values in response to the three 
command codes 10, 01 and 00. 
To enable the command codes derived by decoder 
152 to control: (1) the derivation of signals Pll-P15 
15 which feed sequencer 34; and (2) readout of the ten 
most significant bit stages of register 150 during the 
reprogramming operation, reprogrammer 32 is responsive 
to a second or mode signal from a ground station, as 
coupled through subsystem 20 on lead 154. The mode 
20 signal has a binary one level only throughout the interval 
while data words are loaded into memory 36. A verify 
signal is transmitted from the ground at will and is 
detected by subsystem 20 as a binary one signal on lead 
157 to command readout of the contents of memory 36. 
25 A similar function is performed in response to the trail- 
ing edge of the mode signal, after all of the new data 
words have been loaded into memory 36. 
Reprogramming unit 32 responds to the leading, posi- 
tive going edge of the mode signal on lead 154 to en- 
30 able data words fed into serial-to-parallel converling shift 
register 150 to 'be loaded into the programmable segment 
74 of memory 36. To this end, the leading edge of the 
rectangular waveform on lead 154 is detected by differ- 
entiating and detector network 156, which derives a rela- 
35 tively short duration, positive pulse, in response to a 
positive going transition of the mode signal. 
The pulse derived by network 156 is generally out of 
synchronism with signals derived in the present system 
and must be converted to a signal having a common time 
40 base with all other signals in the system. Synchronizing 
the output pulse of network 356 is performed by feed- 
ing the output of the differentiating and detector network 
in parallel to pulse stretcher 160 and synchronizer 162, 
the latter connection being by way of OR gate 164. 
Synchronizer 162 is responsive to a pair of sequentially 
45 derived pulses, each of which has a repetition frequency 
of 400 hertz, but a displaced occurrence time. Stretcher 
160 is designed so that the output thereof subsists for 
a period equal only to the time interval between adja- 
cent 400 hertz t h i n g  pulses fed to synchronizer 162. 
50 The outputs of synchronizer 162 and stretcher 160 are 
fed to AND gate 166 which feeds the set ( S )  input of 
reprogramming flip-flop 158. Thereby, in response to 
the asynchronously occurring leading edge of the mode 
signal on lead 154, flip-flop 158 is activated to the set 
55 state in synchronism with timing pulses generated inter- 
nally within the present system. 
In response to being activated to the set state, re- 
programming flip-flop 158 is energized so that a binary 
one signal can be derived from the Q output thereof. 
60 The Q output of flip-flop 15'8 is periodically sampled 
in response to a 120 pulse per second data clock being 
fed to the trigger (T) input thereof. Each pulse of the 
data clock fed to the T input of reprogramming flip-flop 
151 occurs in synchronism with one of the bits com- 
65 prising the data word fed to format register 150. 
Flip-flop 158 remains in the set state to derive a 120 
hertz signal at the Q output thereof as long as memory 
section 74 is being reprogrammed, Le., the flip-flop is 
maintained in the set state until memory section 74 
Reloading of the memory section 74 is terminated in 
response to the two least significant 'bits of the data word 
fed to register 150 having the code 00. The code 00 
is detected by decoder 152 and fed through AND gate 
75 168, enabled at the end of each data word fed to reg- 
'io has been completely reloaded. 
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ister 150, to the reset input of flip-flop 158. In response pulse during the last bit of each twelve bit data word fed 
to flip-flop 158 being activated to the reset state, a binary to register 150. 
zero signal is continuously derived at the Q output of the The output pulse of AND gate 178 is fed in parallel 
flip-flop, to indicate that the reprogramming operation to AND gates 168 and 181-185. The pulse fed to AND 
has ceased. gate 168 by AND gate 178 enables the former gate so 
With reprogramming flip-flop 158 in the set state, the that if the output of decoder 152 indicates that the two 
Q output signal thereof enables temporary storage reg- least significant bits of the data word are 00, flip-flop 158 
ister 90 to be incremented in synchronism with the is reset to terminate the reprogramming operation. 
feeding of data bits into register 158. To this end, the The enabling signal fed by AND gate 178 to AND 
Q output of flip-flop 158 is fed as an enable input to gates 181-185 is combined with signals from decoder 152 
AND gate 190, having a second input responsive to the and timing signals having a basic frequency of 800 hertz. 
data clock pulse source. The output of AND gate 190 Gate 181 responds to the output of AND gate 178 and 
is fed through OR gate 193 to derive signal P20 that a timing signal of frequency 800 hertz and phase C2 to 
is fed to the increment input of storage register 90 derive the P15 output signal. The P15 signal is fed 
via differentiator 142. The output of differentiator 142 15 through OR gate 134, FIG. 3, to the clear input of tem- 
is fed through AND gate 140 to the increment input porary storage register 90. Thereby, upon completion of 
of register 90 since the Q output of flip-flop 158 is each twelve bit data word being loaded into register 150, 
derived as signal P16. The P16 binary one signal is storage register 90 is reset to zero. 
fed through OR gate 138 to enable AND gate 140 Simultaneously with the P15 signal being generated 
to pass the short duration output of differentiator 142 20 gate 181 enables gating circuit 184. Gating network 186 
to the increment input of register 90. includes ten individual gates, each separately responsive 
The Q output of flip-flop 158 is also derived as signal to a different one of the ten least significant stages of reg- 
Pl8. The P18 signal has a binary one value that is fed ister 150. The signals stored in stages 3-12 of register 
to timing and control logic circuit 84. In response to 150, the ten data bits in each data word, are read out in 
flip-flop 158 being activated to the set state and the Q 25 parallel from the register through gates 186 in response 
output of flip-flop having a binary one value, the PI8 to the output of AND gate 181 after each twelve bit 
signal inhibits the normal operation of circuit 84 and en- word has been loaded into the register and simultaneous- 
ables the circuit to perform only those functions indi- ly with register 90 being reset. 
cated supra. Gates 182 and 183 respond to the 10 output of decoder 
To generate a pulse indicating that a twelve bit data 30 152, the output of AND gate 178, and are respectively 
word has been completely loaded into register 150, net- responsive to 800 hertz timing pulses at phases C1 and 
work 170 is provided. Network 170 includes flip-flop C2. Thereby, the PI3 and P14 output signals of gates 
172, having a set input responsive to the Q output of re- 183 and 182 are derived at the same frequency, but at 
programming flip-flop 158 or the output of AND gate different times or have different phases. The P13 and P14 
166, as coupled through OR gate 173 and inhibit gate 35 signals are derived after a complete data word has beeen 
174. Thereby, as soon as reprogramming flip-flop 158 is loaded into register 150, provided the data word is the 
activated to the set state, flip-flop 172 is activated to the starting address for a sequence of words to be loaded into 
set state and a binary one can be derived from its a memory section 74. The P14 signal is fed through OR 
output. gate 132, FIG. 3, to the clear input of instruction counter 
Flip-flop 172 is driven to the reset state after each 40 88. The P13 signal is fed to the load input of instruc- 
twelve bit data word has been loaded into format register tion counter 88 via OR gate 124, FIG. 3, whereby the in- 
150. To this end, count of twelve decoder 176 is pro- struction counter can be loaded with the word stored in 
vided to be responsive to the output of temporary storage buffer register 150. The word in buffer register 150 is 
register 90 of memory sequencer 34. T register 90 is ad- fed to instruction counter 88, while the load input Of the 
vanced by a count of one for each bit in the data words counter is energized, through gates 186 and transfer cir- 
fed to register 150 so that upon completion of a twelve 45 cuit 82 by way of the connection established after each 
bit word being loaded into register 150, T register 90 is word has been hided into register 150. 
loaded with a count of twelve. The count of twelve in Gates 184 and 185 are responsive to the (El output of 
register 90 is detected by decoder 176 which derives an decoder 152, the output signal of AND gate 178, and the 
Output to activate flip-flop 172 to the reset state. The out- 400 hertz timing signals at phases C l  and C2, respective- 
put of decoder 176 is also fed to the inhibit input terminal 50 ly. Thereby, after each data word has been loaded into 
of gate 174, whereby the binary one Q output of flip-flop register 150, output signals P12 and P11 have binary one 
158 is decoupled from the set input of flip-flop 172, and values at displaced times, provided the command bits 
flip-flop 172 is reset. in the data word indicate that addresses in memory sec- 
The set and reset states of flip-flop 172 are sampled in tion 74 are to be loaded in sequence. The PI2 signal de- 
synchronism with the data bits fed to register 1.510 for 55 rived from AND gate 184 is fed to timing and control 
feeding the 120 pulse per second data clock signal to logic Circuit 84 where it is gated to transfer circuit 82 
the T or trigger input terminal of flip-flop 172. The pulses SO that the Contents Of instruction Counter 88 Can be 
in the data clock signal fed to flip-flop 172 occur slightly read out. In addition, the PI2 signal is fed by way of 
after the corresponding pulses fed to flip-flop 158 to en- timing and control logic circuit 84 to lead 118 to enable 
able the count detected by decoder 176 to be read from 60 the load input Of address register 78. Thereby, the. con- 
flip-flop 172 while all twelve bits of the word which tents Of instruction Counter 88 are transferred to address 
caused register 90 to reach the count of twelve are in register 78 by of transfer circuit 82. 
register 150. Thereby, binary one signals are derived from After the P12 signal binary one value has terminated, 
the P11 binary one is derived from gate 185. The P11 the Q and a outputs of flip-flop 172 in synchronism with 
65 signal is fed to timing and control logic circuit 84 and the coupling of bits into register 150. from thence it is coupled in parallel to the increment in- 
each twelve bit data word has been supplied to register output register 76 in memory 34. With the load input 
Of AND gate 17'* The input Of AND gate 178 is 70 register 150 are fed through gate 186 and transfer circuit 
responsive to the Q output of flip-flop 158, as fed through 82 to load the input-output register. After register 76 has 
synchronized delay 179, as well as a short duration tim- been loaded, timing and control logic circuit 84 derives 
ing pulse on lead 180. Delays 177 and 179 and the oc- a signal on lead 128 to enable register 76 so that iaforma- 
currence time of the pulse on lead 180 are such that AND tion is written into the address of memory section 74 
gate 178 derives a relatively short duration binary one 75 determined by address register 78. 
The binary One V ou@ut of flip-flop 172, derived after put of instruction counter 88 and the load input of input- 
l503 i s  fed through synchronized delay 177 to an input of register 76 enabled, the ten most significant bits in 
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To provide a better and more complete understanding 
as to the manner by which reprogramming unit 32 func- 
tions with flip-flop 158 activated to the set state, an ex- 
emplary set of operations will be considered. In particular, 
it will be assumed that six twelve bit data words, given 
by Table 1, are sequentially fed to formatting register 
150 and the manner by which reprogrammer 32, memory 
sequencer 34 and memory 36 function in response to 
these six data words will be considered. 
TABLE 1 
1 _ _ _ _ _ _ _ _ _ _ _  0 0 0 0 0 1 1 1 1 1 1  0 
2 _ _ _ _ _ _ _ _ _ _ _  0 0 0 1 0 1 1 1 0 0 0  1 
3 _ _ _ _ _ _ _ _ _ _ _  0 0 1 1 1 0 0 1 1 1 1  1 
4 _ _ _ _ _ _ _ _ _ _ _  0 0 0 0 1 1 1 1 1 1 1  0 
5- - - - - -  0 0 0 0 0 0 0 1 1 1 0 1 ...._ 
6 _ _ _ _ _ _ _ _ _ _ _  0 0 0 0 0 0 0 0 0 0 0  0 
NOTE.-III Table 1 the leftmost bit in each row signifies the last bit in' 
i.e., the least significant bit, while the rightmost bit in each row signifies 
the a s t  bit in, i.e., the most significant blt. 
Of the data words in Table 1, the two most significant 
bits of words 1 and 4 are 10, to indicate that a new 
address in a sequence is to be loaded into memory section 
74. The two most significant bits of data words 2, 3 and 5 
are 01, to signal that the remaining ten bits of the words 
represent data to be loaded into addresses of memory 
section 74. Data words 2 and 5 represent data, in the 
form of switches numbered 92 and 7 of array 50, being 
loaded into the memory addresses 31 and 63 indicated by 
words 1 and 4, while word 3 represents switch number 
228 of array 50 that is loaded into the memory location 
following the word slot occupied by word 2, Le., address 
32. The two most significant bits of data word 6 are 00, 
a code indicating that the last address to be loaded into 
section 74 has been reached. 
Prior to ground station transmission of the least signifi- 
cant bit of data word 1, a mode switch signal is trans- 
mitted from the ground station and received by com- 
mand and clock subsystem 20. In response to the mode 
switch signal, a positive going transition is derived on 
lead 154 and converted into a synchronous, relatively 
short duration pulse by network 156, OR gate 164 and 
synchronizer 162. The two synchronous, but differently 
phased, pulses derived by syilchronizer 162 respectively 
actuate flip-flop 158 to the set condition which derives the 
P19 signal that is fed to the clear input terminals of 
instruction counter 88 and temporary storage register 90. 
Thereby, counter 88 and register 90 are both reset to 
the zero state and flip-flop 158 is activated to a state indi- 
cating that the reprogramming operation is occurring. 
Activation of reprogramming flip-flop 158 to the set state 
enables pulses to be applied to the input of inhibit gate 174 
which inhibits the normal operation of memory sequencer 
34, as well as causing the signals P16, P18 and P20 to be 
derived as binary one pulses in synchronism with bits in 
the data words. Simultaneously with flip-flop 158 being set, 
flip-flop 172 is activated to the set state in response to the 
output of AND gate 166 through the connection via in- 
hibit gate 174. The inhibit input of gate 174 is deacti- 
vated when the output of A,ND gate 166 has a binary one 
value because register 90 is cleared to a state of zero in 
response to the PI9 signal. 
With flip-flops 158 and 172 set, the most significant bit 
of data word 1 is fed to the extreme left stage of register 
150. AS the most significant bit of data word 1 is being 
fed to the extreme left stage of register 150, the first data 
clock pulse is derived and applied to the trigger input 
terminals of flip-flops 158 and 172, as well as to one input 
of AND gate 190. In response to the data clock pulses 
applied to circuit elements 158, 172 and 190, signals PI6 
P18 and P20 are derived as binary one pulses. The P16 
binary one pulse is fed through OR gate 138 to enable 
gate 140 SO that it passes the differentiated pulse derived 
by network 142 in response to the P20 signal. AND gate 
140 thereby derives a relatively short duration pulse that 
is fed through OR gate 96 to the increment input of regir- 
ter 90 and the T register state is advanced from zero to 
one. The P18 pulse is fed to timing and control logic 
circuit 84 to inhibit most of the circuitry therein as each 
data clock pulse is being generated. 
As succeeding pulses in the first data word occur, 
they are shifted to adjacent stages in register 150 from 
left to right as the count in register 90 is being advanced. 
The count in register 90 is advanced in synchronism with 
the propagation of pulses between stages of register 150, 
whereby as the twelfth bit comprising data word 1 is being 
loaded into register 150, register 90 is incremented to a 
15 count of 12. The count of 12 in register 98 is sensed by 
decoder 176 which derives a binary one output signal to 
reset flip-flop 172. After flip-flop 1'72 has been reset, 
the data clock pulse is applied to the trigger input thereof 
to enable the q binary one s?gnal to be fed to AND gate 
output of flip-flop 172 
being fed to gate 178, the Q signal derived from flip-flop 
158 is fed to the gate via delay 179, while a timing pulse is 
supplied to the AND gate. AND gate 178 responds to 
these pulses to derive an end of word indicating pulse. 
The end of word pulse is derived from AND gate 178 
while all twelve bits comprising data word 1 are loaded 
in register 150. In response to the two least significant bits 
in data word 1 loaded in register 150, decoder 152 de- 
rives a binary one signal on the 10 output thereof. AND 
30 gates 182 and 183 respond to the 10 output of decoder 
152, the output of AND gate 178 and timing pulses to 
derive P14 and P13 as binary one signals at slightly dis- 
placed times. The P14 pulse is coupled to the clear in- 
put terminal of instruction counter 88 so that each stage 
35 of instruction counter has a zero therein. The P13 signal 
is fed through timing and control logic 84 to activate 
instruction counter 88 so that it can be loaded with data. 
Simultaneously with the energization of AND gate 183, 
AND gate 181 is activated in response to the output of 
40 AND gate 178, whereby the ten least significant bits in 
the ten left stages of register 150 are fed through gate 186 
to transfer circuit 82. Since instruction counter $8 has 
been activated so that it can be loaded, the ten least 
significant bits in register 150 are fed to instruction 
45 counter 88. The word now fed and stored in instruction 
counter 88 is address 31 of memory section 74 which is 
to be loaded with the ten least significant bits of data 
word 2, as described infra. 
Simultaneously with activation of gates 186, AND gate 
50 181 aativates signal PI5 to a binary one state. The P15 
signal is fed through OR gate 134 to clear register 90 to 
a zero state. With register 90 in the zero state, a binary 
zero is derived from decoder 176 so that flip-flop 172 is 
activated to the set condition in response to the binary one 
55 Q output of flip-flop 158, as coupled through OR gate 173 
and inhibit gate 174. Thereby, reprogramming unit 32 
will respond to the least significant bit in data word 2 in 
the same manner as it responds to the first bit in data 
word 1. 
60 In the manner described for data bit word 1, the 
twelve bits of data word 2 are serially loaded into the 
twelve stages of register 150 while storage register 90 is 
being incremented. When all of the twelve bits com- 
prising data word 2 have been loaded into register 150, 
65 AND gate 178 again derives an output pulse. With data 
word 2 being loaded into memory 150, the 01 output of 
decoder 152 is set to a binary one level. The binary one 
level of the 01 output decoder 152 is combined with 
the output pulse of AND gate 178 in AND gates 184 and 
70 t85, whereby the pulses P12 and P11 are respectively 
derived at phases C1 and C2. Simultaneously with the 
derivation of the P11 pulse, AND gate 181 derives an out- 
put pulse to enable gates 186 and derive signal P15 as a 
binary one value. The P12 signal is fed to timing and 
75 control logic circuit 84 which responds thereto to supply 
20 178. Simultmeously with the 
25 
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a command to transfer circuit 82 for enabling the con- memory section 74 in the manner indicated, the mode 
tents of instruction counter 88 to be loaded into address sidnal transmitted from the ground station is switched 
register 78. Thereby, the ten least significant bits of data off, whereby the signal on lead 154 undergoes a negative 
word 1, designating the memory address 31, are fed to going transition. The negative going transition on lead 
address register 78, where they are stored. 154 activates reprogramming unit 32 to the verify state, 
After address 31 has been loaded into register 74, the whereby the contents of memory 36 are read out and 
output pulse of AND gate 181 opens gates 186 so that transmitted back to the ground station a total of six 
the ten least significant bits of data word 2, as stored in times to provide an accurate comparison of the actual 
the ten left stages of register 150, are fed to input-output and desired contents of memory 36. 
register 76 through transfer circuit 82 under control of The trailing edge of the mode signal on lead 154 initi- 
the P11 pulse, as coupled to circuit 84. The second data ates the verify operation by being coupled through OR 
word, indicative of switch 92 in array 50, is now stored gate 194 to differentiating and detector network 196. Dif- 
in input-output register 76 and is fed to address 31, de- ferentiating and detector network 196 responds to the 
termined by the contents of address register 78, in negative going, trailing edge of the signal on lead 154 
response to control network 80. 15 to derive a short duration, a synchronous negative pulse 
Simultaneously with the ten least significant bits of data which is converted to a positive pulse by inverter 198. 
word 2 being loaded into address 31 of memory section The output of inverter 198 is converted to a synchronous 
74, the P11 and P15 pulses clear register 90 to an all pulse by its connection through OR gate 164 to a syn- 
zero state and increment counter 88 so that the counter chronizer 162 and stretcher 200, which is substantially 
is storing a signal commensurate with address 32. 
The twelve bits of data word 3, designating gate 228 The output of stretcher 20V is combined in AND gate 
in array 50, are now serially applied to the twelve stages 202 with the first of the two synchronized outputs of 
of buffer register 150 in the manner described in con- synchronizer 162. The output of AND gate 202 feeds 
junction with the loading of the buffer register by data the set input of verify flip-flop 204, whereby the Q output 
word 1. Simultaneously with each bit being loaded into 25 of flip-flop 204 can be activated to the binary one state. 
buffer register 150, the count of register 90 is advanced, The binary one, Q output of flip-flop 204 is periodically 
whereby AND gate 178 derives a pulse output after the read out at a ikequency of 400 hertz, in response to a 400 
twelve bits Comprising data word 3 have been completely hertz signal being applied to the trigger (T) input of 
loaded into register 150. After the twelve bits comprising flip-flop 2M. 
data word 3 have been loaded into register 150, the 0 1  30 The Q output pulses of flip-flop 204 are derived as 
output of decoder 152 is again activated to the binary signal P17 that inhibits a significant portion of timing 
one state whereby pulses P11, P12 and P15 are again and control logic circuit 84. In addition, the P17 signal 
derived. The ten least significant bits of data word 3 are is fed to timing and control logic circuit 84 to enable the 
fed to address 32, stored in instruction counter 88, in contents Of instruction counter 88 SO they can be fed 
response to the P11, PI2 and P15 pulses. After the ten 35 through transfer circuit 82 to address register 78, in mem- 
least significant bits of data word 3 have been stored ory 36. The signal P17 also enables input-output resister 
in address 32, instruction counter 88 is incremented to a 76 of memory 36 to read the memory contents and feed 
count of 33 and regicster 90 is cleared. them through transfer circuit 82 to buffer register 40 in 
Data word 4 is now fed into bufier register 150. After formatter 38, FIG. 2. The binary one P17 is also coupled 
all twelve bits of data word 4 have been loaded into 40 to timing and Control logic Circuit 84 SO that the gate/VdUe 
register 150, the 10 output of decoder 152 is derived as bit fed by the logic circuit to buffer register 40 is ac- 
a binary one while AND gate 178 generates a binary one tivated to the value state. Thereby, the contents Of buffer 
pulse, whereby AND gates 181-183 are energized, with register 40 are fed directly through switch 56 t0 register 
the gate 182 being energized at phase C1 while gates 181 58 and Can be transmitted directly to the ground station 
and 183 are energized at phase C2. The output of gate 45 bY way of multiplexer 26 and S-band transmitter 22. 
182, signal P14, clears instruction counter 88 to a zero The PI7 signals, which are derived at the same frequency 
state, enabling the instruction counter to be responsive to as the frequency at which words are read from memory 
a new address in a sequence. The new address at the be- 36, are ah0 fed to iIlStlXCtiOn Counter 88 through timing 
ginning of the sequence is fed from the ten leftmost stages and control logic circuit 84 SO that the instruction counter 
of register 150 in response to the output pulse of AND 50 incremented by a Of One each time that a word 
gate 81 enabling gates 186 to establish a signal path is read from memory 36 during the verification mode. 
through transfer circuit 82 to instruction counter 88. The second synchronized output derived from synchro- 
Simultaneously, register 90 is being cleared in response nizer 162 is derived as signal P19. The P19 signal is a 
to the P15 pulse. positive pulse, thereby, only at the beginning of the verify 
In response to data word 5, the memory address indi- 55 cycle. The P19 pulse is fed through timing and control 
cated by data word 4, address 63, is loaded with a signal logic network 84 to clear instruction counter 88 a d  
indicating gate 7 is to be activated in the manner indicated counter 90 at the beginning of each verify cycle. 
supra in conjunction with data word 2. With reprogrammer 32 in the verify mode, wherein 
After data word 5 has been loaded into memory address flip-flop 204 is set, one furth5r function is performed. In 
63, data word 6 is fed into buffer register 150. Each of 60 particular, the count in register 90 is advanced by one 
the twelve lbit positions of data word 6 has a binary zero each time that the contents of memory 36 have been 
value, but the ten most significant bits of data word 6 completely read out. To this end, instruction counter 88 
could have any value as they perform no function. Only includes nine stages to accommodate a count of 512, a 
the two least significant bits of data word 6 perform any count equal to the number of words in memory 36. The 
useful function. In particular, the two least significant 65 most significant bit position of counter 88 thereby has 
bits of data word 6 are detected by decoder 152, which a 'binary one to zero transition only after the last word 
derives a binary one on its W output. The 00 binary one in memory 36 has been read out. The one to zero transi- 
output of decoder 152 is combined with the end of word tion of the most significant bit stage of counter 88 is 
pulse derived by AND gate 178 in AND gate 168, the detected by differentiator and detector network 207, which 
output of which resets flip-flop 158. With flip-flop 158 70 responds to the transition to feed a binary one signal to 
reset, flip-flop; 172 remains reset since the Q output of AND gate 206. AND gate 206 is enabled during the verify 
the former flip-flop remains at a binary zero level until mode in response to the binary one Q output of verify 
another positive transition of the mode signal on lead flip-flop 204. 
154 occurs. The binary one output derived from AND gate 20.6 
After all of the data words have been loaded into 75 after all of the contents of memory 32 have been read out 
20 identical with stretcher 160. 
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is fed through OR gate 192 and is derived as signal P20. 84 to the increment input of instruction counter 88. 
The P20 signal is converted into a relatively short dura- Thereby, instruction counter 88 is loaded with a Count 
tion pulse by differentiator 142 and fed through AND of OOOOO(NEO1. Instruction counter 88 remains at a count 
gate 140 to the increment input of storage register 90. of 000000001 until the next 400 hertz signal is applied 
AND gate 149 is simultaneously enabled in response to to the T input of flip-flop 204, at which time the 000000001 
the binary one P17 signal, as coupled to the AND gate count in instruction counter 88 is fed to address register 
through OR gate 138. In response to the short duration 78, Thereafter, input-output register 76 is enabled to read 
pulse derived byq AND gate 140, storage register 90 is the word at address 000000001 in 
advanced by a count of one each time that the contents the contents of address OOOOOOW1 
of memory 36 have been read out during the verification Simultaneously with input-output 
cycle. tivated to read the memory contents 
After the contents of memory 36 have been read out instruction counter 88 is advanced to 0000 
six times, reprogrammer 32 is deactivated from the verify manner described, the contents of the 512 stages of mem- 
state. TO this end, the three least significant bit stages ory 36 are read out in sequence to buffer register 40 and 
of register 90 are fed to count of six decoder 208. In 15 from thence to transmitter 22. 
response to a count of six being fed thereto, decoder 208 After the contents of memory 36 have been completely 
derives a binary one signal that is fed to the reset input read out once, instruction counter 88 is activated SO that 
of verify flip-flop 204. Thereby, verify flip-flop 204 no the most significant bit stage thereof is transferred from 
longer derives binary one signals on the Q output thereof a one to a zero state. The one to zero transition of the 
in.response to timing pulses fed to the trigger input cir- 20 most significant bit stage of counter 88 is detected by 
cult thereof. In the manner described, the contents of differentiating and detector network 287 which derives 
memory 36 are automatically read out six times after a pulse that is combined with the binary one Q output 
memory section 74 has been reloaded. of verify flip-flop 204 and AND gate 206. The output Of 
Occasionally, it is desired to read the contents of mem- AND gate 206 is fed through OR gate 192 to increment 
36 without reloading section 74. To this end, a ground 25 the count stored in register 90 from a zero to one. 
ion transmits a verify signal to command the contents Instruction counter 88 now is again loaded with a 
emory 36 to be read out. The verify signal is a rela- 000000000 count so that the contents of memory 36 are 
tively short duration energy burst, which is converted again read out in the same manner indicated for the first 
into a relatively short duration pulse having positive lead- readout cycle. Upon completion of the second readout 
ing and negative trailing edges, as derived on lead 157. 30 cycle, a p20 signal is derived to advance the count stored 
The negative going trailing edge of the pulse on lead 157 in register 90 from one to two. Readout of memory 36 
is fed through OR gate 194 to differentiating and detector is repeated until a count of six has been attained by reg- 
network 196 and thereby functions in exactly the same ister 90. The count of six is detected by decoder 208 
manner as the trailing edge of the signal on lead 154 which resets flip-flop 204 to terminate the verify opera- 
to read the contents of memory 36 six times. 
To provide a more complete understanding as to the Reference is now made to FIG. 5 of the drawings, 
manner by which the system functions while reprogram- wherein there is illustrated a schematic diagram of timing 
mer 32 is in the verify mode, a complete verify operating and control logic circuit 84, included within memory se- 
cycle will be considered. The cycle of operation is hi- quencer 34. n e  broad function of timing and control 
tiated in response to the derivation of an output pulse 40 logic circuit 84 in conjunction with the reprogramming 
by inverter 198, in response to the mode signal or verify and verify operating modes has been discussed supra. In 
signal trailing edges. The signal derived by inverter 198 addition, timing and control logic circuit 84, during nor- 
activates verify flip-flop 204 to the set state in synchronism mal operation when the memory is not being repro- 
with the first output signal of synchronizer 162. Im- grammed or verified, responds to words stored in mem- 
mediately after flip-flop 204 has been activated to the 45 ory to establish connections in response to the eight 
set state, the second output of synchronizer 162 is de- different command words. The specific connections et" 
rived, whereby the P19 signal is generated to clear in- tablish& by timing and control logic circuit 84 in re- 
struction counter 88 and storage register 90 to the zero sponse to the command functions, as well as the circuits 
state. established during the program and verify modes, will 
After instruction counter 88 and storage register 90 50 now be discussed. 
have been cleared, a timing pulse is applied to the trigger Circuit 84 is divided, inter alia, into three sets of gates, 
input of verify flip-flop 204, whereby the P17 pulses are with the first set of gates comprising OR gates 221-229 
derived. The F17 signal is fed to timing and control logic and AND gate 230, the second set of gates mmprising 
circuit 84, so that the gate/vdue bit fed to buffer register inhibit gates 231-234 and AND gates 235-252, while the 
40 has a value state. Simultaneously, the P17 pulses cause 55 third set of gates includes OR gates 261-270. The three 
the zero (000000000) count stored in instruction counter sets of gates are interconnected with each other and addi- 
88 to be fed though transfer circuit 82 to the input of tional circuit elements to selectively derive eighteen out- 
register 78. Address register 78, by way of control circuit put signals, on output leads denominated as S1417 and 
80, energizes the word in memory 36 having the address W. The connections between the various gates and cir- 
of ~~~~~~~~.~~~ response to the signal, timing and GO cuit elements are described infra, as the description pro- 
CorltrOl logic circuit 84 also enables input-output register weds, in conjunction with the various operating corn- 
76 at a time slightly after address register 78 was loaded. mands or codes, as well as the verify and program modes. 
Simultaneously with energization of input-output register Gates 231-252, as well as other circuit elements in tim- 
76 to read the contents of an address in memory 36, trans- ing and control logic circuit 84, are responsive to periodi- 
fer circuit 82 is energized by timing and control logic 65 cally derived timing waveforms derived by clock source 
circuit 84 SO that the contents of register 76 can be trans- 136. In particular, timing and control logic circuit 84 is 
ferred to the ten most significant stages of buffer regis- responsive to four clock pulse frequencies of 400 hertz, 
ter 40. Buffer register 40 thereby responds to the word 800 hertz, 4 kilohertz and 20 kilohertz. The 400 hertz 
stored in address 000000000. The word at address signal is derived as a two phase square wave clock, with 
000000000 is read from buffer register 40 through switch 70 the first and second phases being denominated as D2 and 
5'6 to shift register 58 under the control of the gatehahe €2. The 8010 and 4000 hertz signals are both derived as 
bit. five phase, rectanmlar wave signals having phases de- 
Simultaneously with input-output register 76 feeding nominated respectively as C1, C2, C3, C4 and C5, and 
the word at address 000000000 to transfer circuit 82, the B1, B2, B3, B4 and B5. The 20 kilohertz timing signal 
P17 signal is fed through timing and control logic circuit 75 has only a single phase, denominated as A4, and is utilized 
35 tion. 
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primarily for deriving short duration pulses from the vari- 
ous gates of FIG. 5. 
The differently phased timing or clock signals at the dif- 
ferent frequencies are combined in some of the gates of 
FIG. 5 to enable those gates to derive binary one sig- 
nals in response to data inputs. The differently phased 
timing signals are derived in many combinations so that 
during predetermined intervals the timing signals have 
binary one values. For a signal of N phases, the binary 
one signal is derived with a duty cycle of 1/N; thereby, 
for example, the signal C1 is derived during the first fifth 
or 50 microseconds of each 250 microsecond period of 
the 4 kHz. timing signal; signal C2 is derived in the inter- 
val between 50 and 100 microseconds of each 250 micro- 
ber (K), as derived from instruction counter $8, and 
simultaneously activate the read input of input-output 
register 76, whereby register 76 is loaded with the data 
word at address K. To these ends, timing and control 
logic circuit 84 derives binary one signals substantially 
simultaneously on the output leads S2, S16 and S17 there- 
of. The S2 signal is fed to transfer circuit 82, whereby 
the nine bit K address indicating word stored in instruc- 
tion counter 88 is fed to the transfer circuit output bus. 
The word derived on the transfer circuit 82 output bus 
is fed to address register 78 since the load input thereof 
is activated in response to the binary one signal on lead 
S16. In response to the K address loaded in register 78, 
control network 80 retrieves the data in one of memory 
16 sections 72 or 74 and causes it to be fed to invut-outvut second priod of the 4 kHz. wave? etc. Only when each 
of the timing waveforms has a binary one value is a 
gate or circuit element responsive thereto enabled. The 
basic frequency at which a gate or circuit element is en- 
abled is determined by thc frequency of the lowest fre- 
quency timing signal applied thereto. For example, most 
of gates 231-252 are responsive to either the D2 or E 
phase of the 400 hertz timing waveform and thereby are 
enabled once every 2.5 milliseconds. 
The timing pulses are applied to gates 231-252 in a 
manner whereby each of the gates is enabled so that it 
can derive a binary one output once during each 2.5 milli- 
second period in the following sequence: gate 231; gate 
235; gate 232; gate 233; gate 234; gate 242; gates 241 and 
243 simultaneously; gate 244; gate 245; gate 246; gates 
y; gate 247, gate 248; gate 250; 
some of the gates are enabled 
ds in a sequence in accordance 
simultaneously; gates 238 and 
substantially simultaneously, with the latter gate being 
activated in response to an A4 pulse: and gate 239. 
Consideration will now be given to the manner by 
which timing and control logic circuit 84 responds to the 
different commands read from the words in memory 36. 
It is to be recalled that the commands are indicated by 
the fourth, fifth and sixth bits of each word read from 
memory, coded in accordance with seven of the eight 
different commands which the present invention can exe- 
cute. The fourth through sixth bits of each word read 
from memory are fed to buffer section 92 of instruction 
register 96. Decoder 102 responds to the fourth through 
sixth bits to selectively activate one of seven output leads 
to a binary one state. The seven output leads of decoder 
102 are fed to timing and control logic circuit 84, which 
interprets them and activates certain ones of output leads 
S l S 1 7  and S. 
The seven outputs of dccoder 102 are fed to timing and 
control logic circuit 84 on leads 301-307, which carry 
binary one signals in response to the instruction com- 
mands 1-7. Since certain of commands 1-7 cause the 
same operations to be performed. the signals on leads 
301-307 are selectively combined in OR gates 221-226. 
To this end OR gate 221 is responsive to the binary one 
signals on leads 302, 303, 304 and 305; OR gate 222 is 
responsive to the binary one on leads 304 or 305; OR 
gate 223 is responsive to the binary one signals on leads 
3 or 305; OR gate 224 is responsive to the sig- 
nals on leads 303 and 305; OR gate 225 is responsive to 
the signal on leads 306 and 307; and OR gate 226 is re- 
sponsive to the signal on leads 302 and 304. In addition, 
OR gate 226 is selectively responsive to the signal on 
leads 303 or 305 as derived from OR gate 224 and fed 
through OR gate 311. The other input to OR gate 311 is 
discussed infra, in conjunction with operating codes or 
instructions three and five. 
Prior to any of the eight commands being initiated, a 
word in memory 36 is fetched and the instruction code in 
bits four-six is read. 
The first operation involved in fetching a word from 
memory 36 is to load address register 98 with a word in- 
dicating the program word, i.e., memory Iocation, num- 
*" 
register 76. Since the read input of register 7 8  has bien 
enabled, the register responds to the word read from the 
selected location (K) in memory 36 and stores the data 
word. 
The binary one signals are derived on leads S2, S16 and 
S17 in response to a timing output pulse normally de- 
veloped once each 2.5 ms. interval in response to timing 
signals D2, C1 and B3. The output of gate 232 is fed 
through OR gate 262 to the S2 lead, while the binary 
25 one signals are derived on leads S16 and S17 by feeding 
the output of gate 232 through OR gates 269 and 270 to 
the inputs of AND gates 3211 and 322 that are responsive 
to the A4 timing pulse. 
After the contents of instruction counter 88 have been 
30 fed through transfer circuit 82 and while the transfer 
circuit is no longer responsive to the instruction counter 
word, the instruction counter is incremented by a count 
of one to Kf l .  To this end, the S7 output of timing and 
control logic circuit 84 is derived as a binary one signal 
33 which is fed through OR gate 930 to the increment in- 
put of instruction counter 88. The signal is derived on 
lead S7 in response to inhibit gate 233 deriving a binary 
one output signal in response to the timing waveforms 
D2, C l  and B4. 
The next operation involved in the fetch instruction 
is to read the data word stored in input-output register 
76, retrieved from the K memory address stored in in- 
struction counter 88 prior to incrementing thereof, to 
buffer register 92 and NAND gate 100 so that the in- 
45 struction code can be interpreted. To these ends, timing 
and control logic circuit 84 derives a binary one signal 
on the SI output lead thereof, enabling the ten bit data 
word stored in input-output register 76 to be fed through 
transfer circuit 82. Simultaneously, a binary one signal is 
50 derived on output lead S13 of timing and control logic 
circuit 84, enabling buffer stages M and 98 of instruction 
register 96 to be respectively responsive to the six least 
significant bits of the word stored in register 76 and the 
output of NAND gate 100. The binary one signals on 
55 leads SI and S13 are respectively derived from OR gates 
261 and 266, both of which are driven by a binary one 
signal at the output of inhibit gate 234. Inhibit gate 234 
is activated to the binary one state normally once during 
each 2.5 ms. time interval in response to the timing wave- 
After all of the operations for a particular command 
have been performed and immediately prior to the be- 
ginning of the next instruction fetch operation, the data 
word stored in input-output register 76 is read to the out- 
66 put bus of transfer circuit 82 and thence to a formatter 
buffer register 40. To this end, a binary one signal is 
derived on lead S1 at the output terminal of OR gate 
261. The Sf signal is derived in response to inhibit gate 
231 being responsive to the C1 and B2 timing pulses. The 
70 signal on lead SI is fed to transfer circuit 82 to enable 
the word stored in register 76 to be read out to the trans- 
fer circuit output bus. The word on the transfer circuit 
output bus is fed to buffer register 40 which is enabled 
by the C1 and B2 timing pulses to be responsive to sig- 
75 nals fed thereto so that the buffer register is loaded with 
20 
40 
Bo forms D2, C2 and B2. 
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the data word developed by memory sequencer 34 dur- 
ing the preceding 2.5 ms. period. Once formatter buffer 
register 40 has been loaded, the fetch operation for the 
next 2.5 ms. period is initiated and the cycle reoccurs. 
Since instruction counter 88 was incremented during the 
fetch operation, the next memory word is read from an 
address different from the preceding address. 
Consideration will now be given to the manner by 
which network 84 responds to a command 0. It is broad- 
ly the function of a memory word containing a command 
0 to activate one of the gates in matrix 50 at a rate of 
at least once per minor frame and to gate the data fed 
through the enabled gate in the matrix to register 58. The 
gate is matrix 50 that is selected is determined by the 
word in input-output register 76 that is fed through 
transfer circuit 82 to the ten least significant stages of 
buffer register 40 in formatter 38; the eleventh or gate/ 
value bit in the buffer register is activated to the gate 
condition. 
A word containing a command 0 includes a binary 
zero level in at least one of the four bit positions 7-10. 
During the fetch sequence, NAND gate 100 responds to 
the binary signals of bit positions 7-10 in the word read 
from memory address K. For a word specifying a com- 
mand 0, gate 100 derives a binary one signal that is fed 
to and stored by buffer stage 98 until the next fetch op- 
eration occurs. The binary one output of buffer stage 98 
is coupled through OR gate 227 in circuit (84 to an in- 
hibit input of decoder 102 so that all of leads 301-307 
are driven to the binary zero state while a command 0 
is being performed. To enable switch 56 to be activated 
to pass the output of one of converters 52 or 60 when the 
command 0 word is read from register 40, the ga tehahe  
signal is derived as a binary zero. To this end, there is 
provided OR gate 311 which responds to a number of 
different input signals, described infra, none of which is 
in a binary one state while command 0 is normally de- 
rived. 
Since no other operations occur in response to a com- 
mand 0, input-output register 76 is loaded with the pre- 
viously retrieved word from memory address K and the 
ga tehahe  output of OR gate 311 derives a binary zero 
signal when the D2, C I  and B1 timing signal is derived 
to enable the inputs of register 40. During the next 2.5 
ms. period while sequencer 34 is performing operations in 
response to the word read from the memory address 
K + l ,  the switch in matrix 50 designated by the word in 
memory address K is activated and the data fed through 
the selected switch is read out from either convertor 52 
or 60 through switch 56 to register 58. Readout of con- 
verter 52 or 60 and activation of switch 56 are in re- 
sponse to the output signals of decoder 64 and the most 
significant bit, ga tehahe  indicating, stage of register. 
If, however, it is desired to read the words in the vari- 
ous locations of memory 36 to the ground station and en- 
able sequencer 34 to perform its normal operation and 
thereby override the normal gate/value signal associated 
with the different commands so that the sequencer connec- 
tions can be tested, the ground station transmits a com- 
mand signal which is received and decoded by command 
and clock subsystem 20. Command and clock subsystem 
201 responds to the signal from the ground to derive a 
binary one signal on lead 312 as long as it is desired to 
monitor the status of sequencer 34. In response to the 
derivation of a binary one signal on lead 312, a binary 
one output is derived from OR gate 311 and the gate/ 
value signal is set to a binary one state. 
In response to the binary one output level of OR gate 
311, the gate/value bit stored in the most significant stage 
of buffer 40 commands switch 56 to be responsvie to the 
signals stored in the remaining stages of buffer register 
40. Thereby, the operations of sequencer 34 can be 
checked without reading and sampling the data in sources 
44, 46 and 48. 
Consideration will now be given to command 1, uti- 
2 
lized to gate synchronization, identification and other 
value words from a designated memory location to reg- 
ister 58. In general, a memory word at address K con- 
taining a command 1 activates sequencer 34 so that the 
contents of the next higher memory location K+l are 
fed to the buffer input register 40 of formatting unit 38. 
In addition, the most significant bit in buffer register 40 is 
activated to a binary one state, whereby the remaining ten 
bits in the buffer register are fed directly through switch 
56 to shift register 58. In other words, if the word read 
from memory location K contains the command 1, mem- 
ory sequencer 34 reads the word in memory location 
(IC+ 1) to register 40 during a first 2.5 ms. interval. Dur- 
ing the second 2.5 ms. interval, the word stored in register 
15 40 is read through switch 56 to register 58 and during 
the following 2.5 ms. interval, the bits of the word are 
serially read from register 58 to a track of tape recorder 
24. After the command 1 is executed, the next command 
is fetched from memory location K+2.  
The apparatus incIuded within timing and contrd logic 
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circuit 84 for directing the remainder of the memory 
sequencer to execute command 1 and the manner by 
which the command is executed will now be described. 
In response to address K being read out and the fourth 
through sixth bits thereof including the command bits 
001, decoder 102 is activated whereby a binary one signal 
is derived on lead 301. The output of decoder 102 is not 
inhibited since wo;ds containing a command 1 have in 
the bit positions 7-10 all binary one values. In response 
to the binary one signal at each of bit positions 7-10, 
NAND gate 100 derives a binary zero level that is stored 
in buffer stage 98. The binary zero signal stored in stage 
98 is combined in OR gate 227 with other signals, de- 
scribed infra, none of which can have binary one levels 
during normal system operation. Thereby, the output of 
decoder 102 is fed to timing and control logic circuit. The 
output of decoder 10.2 is enabled in exactly the same man- 
ner for each of the other commands to be described, with 
the possible exception of command 7 which will be dis- 
cussed infra. 
For a command one, read from memory address K, 
the binary one signal level on lead 30.1 is fed through OR 
gate 223 to enable AND gates 244 and 245. AND gate 
244 responds to the output signal of gate 233 and the 
timing signal D2, C5, B4, to activate each of gates 262, 
269 and 270 to derive binary one signals. The binary 
one signal derived by gate 262 on lead S2 activates trans- 
fer circuit 82 so that the word stored in instruction counter 
88, indicating memory address (K+1) by virtue of the 
increment operation during the fetch sequence, is fed to 
the transfer circuit output bus. 
While the K+1 address indicating the word stored in 
instruction counter 88 is supplied to the output bus of 
transfer circuit 82, binary one signals are derived on 
leads ,316 and S17 in response to the A4 timing pulse. In 
response to the binary one pulses derived by leads S16 and 
S17, address register 78 is enabled and is therefore loaded 
with the word in instruction counter $88. Thereby, the 
address (Kf1)  is fed into address register 78 and the 
data at address K+1 is loaded into input-output reg- 
ister 76. 
After register 76 is loaded with the data at address 
K+1, gate 244 is disabled and gate 245 is enabled in 
response to the timing pulse a, C1, B1. In response to 
the a, C1, B l  timing pulse and the binary one signal 
applied thereto by OR gate 223, AND gate 244 derives a 
binary one signal that is fed through OR gate 265 to out- 
put lead S7. The signal on lead S7 is fed through OR 
gate 130 to increment instruction counter 188, whereby the 
instruction counter stores the address K+2.  
During the entire 2.5 ms. interval while the command 
1 is being executed, a binary one signal is applied to the 
input of OR gate 311 via lead 301. Thereby, the most 
significant bit stage of buffer register 40 is loaded with a 
binary one signal from OR gate 311 while the remaining 
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stages of the b d e r  register are loaded with the word at frame immediately after ame initiating the sequea- 
location K+l  by input-output register 76. In response to tial subcornmutated sequence, the maximum Count will 
the binary one signal in the most significant bit stage of not have been reached because the subcommutated se- 
buffer register 40, the word in the remainder of the buffer quence is utilized Only for sampling gates at a rate less 
register is fed through switch 56 to shift register 58. than once per minor frame. Hence, when the address K 
Many of the remaining commands, particularly com- is reached in the minor frame immediately after the frame 
mands 2 through 5, require the use of the eight scratch initiating the sequence, the count in scratch pad counter 1 
pad memories comprising memory section 70. Each of the is read out to activate one of the gates numbered 32-46 
eight words in scratch pad section 70 is considered as a in matrix 50. 
separate counter and has one of the memory locations 0 10 The sequence continues in the stated manner, until the 
through 7. The scratch pad counters in memory section count in scratch pad counter 1 exceeds or equals the 
70 are utilized either as sequential counters or to assist [maximum count at address K+1,  at the time when the 
in the generation of abitrary subcommutation sequences. word at address K containing a command 3 is retrieved 
The words in the scratch pad memory counters are fed from memory. In the presently considered example, scratch 
thereto and developed during major and minor frames. 15 pad counter 1 stores a count of 46 after five minor frames 
In other words, memory words 0-7 comprising the eight have been completed. The count of 4.6 in scratch Pad 
scratch pad counters, are not initially loaded with data, counter 1 i s  compared With the count of 46 at memory 
nor are they supplied with data words during a repro- address (K+1) during the sixth minor frame when ad- 
gramming operation, but by the inherent capabilities of dress K has been r e ~ h e d .  In response to the ComPXison, 
instructions 3 and 5 the scratch pad counters are self. 20 scratch pad counter 1 is loaded with the minimum num- 
initializing. ber in the sequence, at address K+2, and the sequence 
In commands 2 and 3 ,  different scratch pad counters begins anew. 
are selectively utilized to indicate the minor frame being Consideration will now be given to the specific appa- 
processed and gate numbers in sequential subcornmutated ratus and sequence of Operation utilized in achieving a 
sequences. Scratch pad counter 0 stores a count indica- 25 COmmnd 2. For a commnd 2, the word read from mem- 
tive of the minor frame being processed, which typically ory 36 and stored in buffer register 92 has the fourth 
runs between 0 and 79. Scratch pad counter 1 i s  employed through six bits represented as 010. The 010 condition is 
to store addresses of gates in array 50 to be activated in detected by decoder 102 which derives a binary one signal 
sequence a plurality of times in each major frame, but on lead 302, whereby binary one signals are derived in 
less than once during each 0.2 second minor frame which 30 sequence from each of AND 242, 241 and 243 
includes 80 2.5 ms. periods, for example. For example, (simultaneously) 252, 248 and 25 in the order named. 
scratch pad counter 1 can store therein counts between In response to the output si of AND gate 242, 
32 and 46 for the correspondingly numbered gates in binary one signals are derived at the outputs of OR gates 
array 50 which are responsive to single bit digital sources 263, 269 and 270, and a binary One signal is derived on 
46 numbered 0-14. Typically, it is desired to sample each 35 lead s9. The output signal of OR gate 263 is derived as 
of single bit digital sources 46 numbered 0-14 once every a binary One Simal on lead sa9 while the signals derived 
second, i.e., once every five minor frames. from OR [gates 269 and 270 are converted into relatively 
The general procedure utilized to sample single bit short duration Pulses at the output of AND gates 321 and 
digital sources 46 numbered 0-14 once every second is to 322 in response to an A4 clock Pulse. 
load one of sections 72 or 74 with a command 3 at address 40 The binary one signal derived on lead S$ is coupled 
K and to load at addresses K+ 1 and K + 2  the hi& and low to transfer circuit 82 to enable the three least significant 
limit values of the gate numbers in the sequence; in the bits in buffer register 92, indicative of the address of one 
presently considered example the gates 3 2 4 6  in array 50 of the eight scratch pad memories to be fed to the transfer 
are respectively responsive to sowces 46 numbered oL14. circuit output bus. While the transfer circuit 82 output bus 
In the three least significant bits of address K, there is an 45 is carrying the address of the scratch Pad memory, address 
indication that scratch pad memory 1 is to be utilized. n e  register 78 and memory control circuit 180 are activated to 
word at address K also enables readQut of the source the load and read conditions in response to the signals on 
& numbered 0 which i s  connected to the gate number leads S I 6  and s17. Thereby, address register 78 activates 
32 in array 50. the designated scratch pad 70 memory word and enables 
After the command 3 has been executed, the memory 50 it to be fed to input-output register 76, whereby register 
is stepped to location K+3 and the data word at that 76 is loaded with data indicative of the gate in array to 
location is read out and processed. Scratch pad memory be activated. While the scratch pad memory address is 
1 is not utilized until the memory is stepped to a word being fed through transfer circuit 812, the S9 signal is de- 
containing the instruction or command 2. When a mem- rived and fed through OR gate 1134 to the clear input of 
Ory word containing a conamand 2 is reached scratch pad 55 temporary Storage register 9 . Thereby, register 90 is ac- 
counter 1 has a count indicative of the second gate num- tivated to a zero state while register 76 is beinp loaded 
ber in the sequential subcornmutated sequence by virtue with data indicative of the switch in array '50 which is to 
of an increment operation performed during the com- be enabled. 
mand 3 .  I n  the presently assumed example, scratch pad The next operation in command 2 involves the sub- 
counter 1 stores a word commensurate with switch num- BO stantially simultaneous enabling of AND gates 241 and 
ber 33 in array §@ when the command 2 word is reached. 24% With the former gate being enabled in response to 
The word commanding activation of the switch num- timing Pulses D2, C6, B3 and A4, and the latter being 
bered 33 is read out and the scratch pad counter is again energized in response to D2, C5 and B3. In response to 
increaented so that when the next command 2 word is A m  gate 243 being enabled, a binary one signal is fed 
retrieved from memory 36, the scratch pad counter 1 in- 65 to OR gate 261, whereby a binary one level is derived on 
dicates that the third word in the sequential subcornmu- lead SI. While the binary qne level is being derived on 
tated sequence is to be read out. lead SI, a short duration, binary one signal is generated 
The sequence proceeds in the manner stated in resuonse by AND gate 24% whereby a short duration pulse is gen- 
to words containing command l2 until the command 3 spe- erated on lead ,912. In response to the binary one level 
d y i n g  scratch pad counter 1 is again reached, which OC- 70 on lead S I ,  transfer circuit 82 is enabled to feed the data 
curs at memory address K in the next minor frame. When word in register 76 to the transfer circuit output bus. The 
the next command 3 is reached, the word stored in scratch word derived on the transfer circuit output bus, indica- 
pad memory counter number 1 is compared with the word tive of the data word stored in the selected scratch pad 
at address K+ 1, to determine if the maximum count for address, is fed to register 90, which is enabled in response 
the gates in the sequence has been reached. In the minor 75 to the binary one pulse on lead S12. Thereby, temporary 
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storage register 90 is now loaded with the word in the timing and control logic circuit 84 utilized to execute a 
selected scratch pad memory address, which word indi- command 3, as well as the operations involved in the 
cates the gate in array 50 to be activated. command. Initially, consideration will be given to the 
The word stored in register 90 is now incremented and manner by which command 3 functions in conjunction 
then fed back to the memory location in scratch pad 70 with the sequential subcommutation sequences, as men- 
from whence it was originally withdrawn. Thereby, the tioned supra with regard to command 2. Command 3 
next time that a command 2 is retrieved from memory serves the additional functions of: activating scratch pad 
36, the next numbered switch in array 50 will be acti- counter 0 to indicate the minor frame number being 
vated. To these ends, the next gate in logic circuit 84 to processed, enabling the two program X bits to be read 
be enabled is AND gate 252 which is responsive to the out for program identification purposes at the ground 
timing pulses m, C1 and B4. The binary one signal gen- station; and activating each of the other scratch pad 
erated by AND gate 252 is derived on lead S8 and fed counters to the initial count thereof at the. beginning of 
through OR gate 95 to the increment input of register 90. each major frame. Discussion of the aspects associated 
Register 90 now stores a count indicative of the gate with resetting the other scratch pad counters will be made 
number stored in register 76 plus one. 15 after consideration is given to the manner by which com- 
The count now stored in register 90 is returned to the mand 3 generates sequential subcommutation sequences 
selected scratch pad word in memory 36 in response to in conjunction with command 2. 
binary one signals being derived on leads S5 and S14. For a memory word including a command 3, the fourth 
In particular, binary one signals are derived on leads S5 through sixth stages of buffer register 92 respectively 
and S14 in response to AND gate 248 being enabled by 20 derive the binary output signals 110. The signals derived 
h e  timing waveforms m, ~2 and ~ 1 .  m e  resulting bi- by register 92 are fed to decoder 102 which responds 
nary one signal derived at the output terminal of AND thereto to derive a binary one signal on lead 303. The 
gate 248 is fed through OR gate 264 to lead S5 and binary one signal on lead 303 is fed to each of OR gates 
through OR gate 267, the output of which is combined 221, 223, 224 and AND gate 230. The manner by which 
with an A4 timing pulse in AND gate 330. m e  short 25 AND gate 230 functions in response to the signal on lead 
duration output pulse of gate 330 is fed to lead S14, 303 is discussed infra in conjunction with activation 
which activates input-output register 76 to the load con&- of scratch pad counter 0, which stores a count indicative 
tion. In response to the S5 signal, transfer circuit 82 is of minor frame number. 
enabled so that the word stored in register 90 is fed to AND gate 242 responds to the binary one output signal 
the transfer circuit output bus. The word derived on the 30 Of OR gate 221 and the timing PUks D2, C4 and B4 
transfer circuit output bus is fed to input-output register to derive a binary one signal that is fed to each of OR 
76 since the input-output register is activated to the load gates 263, 269 and 278, as well as to output lead S9. OR 
condition in response to the signal on lead S14. gates 263, 269 and 270 respond to the binary one signal 
The next operation is to load the word, indicative of to generate binary one output signals on leads S4, S16 
the number of the next gate in the sequence to be acti- 35 and SIT, the latter two leads being responsive to the A4 
vated, now stored in input-output register 76, back into timing pulse fed to AND gates 321 and 322. In response 
the originally designated scratch pad memory location. to the signal on lead S4, transfer circuit 82 is activated 
To these ends, AND gate 250 is enabled in response to whereby the scratch pad memory address stored in the 3 
the m, and B3 t i d n g  pulses. no resulting binary least significant bit Stages Of register is fed to the trans- 
one signal at the output of AND gate 250 is fed to output 40 fer circuit output bus. While the designated scratch pad 
leads S5, S15 and S16 via QR gates 264, 268 and 269, memory location is being applied to the output bus of 
respectively. The output of OR gate 268 is combined with transfer circuit $2, the S16 and SI7 signals are derived 
an A4 timing pulse in AND gate 332, as is the output of to enable address register 78 to be haded with the 
OR gate 269 in AND gate 321 to derive the S16 signal. scratch pad address and to activate register 76 so that it 
In response to the binary one level on lead S4, trans- 45 is loaded with the data at the designated scratch pad 
fer circuit 82 is enabled to read the three least significant address. 
stages of buffer register 92, indicative of the scratch pad After register 76 has been loaded with the data at 
location designated by the previous word read from the designated scratch pad location, pates 243 and 241 
memory 36, to the transfer circuit output bus. While the are energized substantially simultaneously, with the 
transfer circuit output bus is responsive to the buffer reg- 50 former gate being responsive to the timing voltages D2, 
ister 92, the binary one signals on leads S15 and S16 are C5 and B3 and the latter being responsive to timing wave- 
derived. In response to the signal on lead S16, address forms D2, C4, B3 and A4. In response to the activation 
register 78 is loaded with the scratch pad memory loca- of AND gate 243, a binary one signal is fed to the input 
tion signal derived on the output bus of transfer circuit of OR gate 261, whereby the SI signal is derived as a 
82, while register 76 is activated to the write condition 55 binary one value. While the S1 lead carries a binary 
in response to the signal on lead S15. Thereby, the same one signal, AND gate 241 is activated by the A4 timing 
scratch pad memory location as was previously read out pulse, whereby a short duration binary one signal is 
in response to the presently considered command 2 is derived on lead S12. In response to the signal on lead 
ioaded with the number of the switch in array 50 which Sl,  transfer circuit 82 is activated to be responsive 
is one greater than the switch number which was read 60 to the word, indicative of the data in the designated 
out in conjunction with the retrieved scratch pad memory scratch pad memory, stored in register 76. While the 
location. The scratch pad location stores the new num- output bus of transfer circuit 82 is carrying the data at 
ber until the next command 2 or 3 is derived designating the designated scratch pad memory location, the S12 
the same scratch pad memory location. At that time, the signal is derived via lead 120 to enable register 90 so 
designated scratch pad location is again incremented or 65 that it stores the switch number indicating word at the 
reset and the cycle continues. ' designated scratch pad location. 
After all of the command 2 operations have been com- Next, AND gate 244 is enabled in response to the 
pleted, the contents of input-output register 76, indicative D2, C5, B4 timing pulses whereby binary one signals 
of the gate number in array 50 equal to the number at are derived at the outputs of OR gates 262, 269 and 270. 
the beginning of the command 2, are read out. Thereby, 70 The binary one signals at the outputs of OR gates 262, 
the word read from memory 76 controls activation of a 269 and 270 are Oransformed into binary signals on 
gate in array 50 having a number equal to the number leads S2, S16 and S17, the latter two signals being de- 
stored in the designated scratch pad location at the begin- rived as short duration pulses. In response to the binary 
one signals on leads S2, S16 and S17, the data word at ning of the just considered command 2. 
Consideration will now be given to the apparatus in 75 memory address (K+l),  indicative of the maximum 
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count, Le., gate number, in the sequence, is fed to input- being executed. To this end, AND gates 313 and 34Q arb 
output register 76. The data word is taken from address respectively connected to the Q and a outputs of flip- 
K +  1 because instruction counter 88 is incremented by flop 326 and both AND gates are responsive to the output 
a count of one during the fetch operation, immediately of OR gate 224, having inputs responsive to the signals 
after register 76 receives the data word at memory lo- on leads 303 and 305. Thereby, for commands other 
cation K. than 3 and 5, the outputs of flip-flop 326 are disabled 
The K + l  address stored in counter 88 is fed through since AND gates 313 and 340 derive binary zero levels. 
transfer circuit 82 in response to the transfer circuit AND gates 313 and 340 respond to the inputs thereof 
being activated by the S2 signal. While the K + l  address so that AND gate 313 derives a binary one signal only 
is being derived on the output bus of transfer circuit 82, 10 when a binary zero is derived by comparison matrix 112, 
the S16 and SI7 signals are derived, whereby address while a binary one signal is derived from AND gate 340 
register 78 is loaded with the K + l  address and the data in response to a binary one being derived by the com- 
at the K + l  address are read into input-output register parison matrix. The binary one signals are selectively 
'56 in response to tihe S17 signal. derived from AND gates 313 and 340 between the deriva- 
AND gate Z45 is next activated in response to the 15 tion of a binary one signal on lead S10 and the comple- 
m g  waveforms m, C1 and B1. The resulting binary tion of the command 3 or 5 sequence of operations. 
one output of AND gate 245 is fed throulgh OR gate From the foregoing, if the maximum count of a se- 
265, whereby a binary one signal is developed on lead quential subcommutated sequence controlled by com- 
S7. The binary one signal on lead s7  is fed through mand 3 has been reached or exceeded, gate 340 derives 
OR gate 130 to the increment inpub of instruction counter 20 a binary one signal, while a binary one is derived from 
88, whereby the instruction counter is loaded with the gate 313 for the opposite condition. The binary one sig- 
memory address K+2, where the lowest number in the nal derived from gate 340 indicates that the switch in 
sequence is stored. matrix 5 0  to be activated for the presently considered 
After counter 88 has been advanced to the address command 3 sequence is the lowest numbered switch in 
K+2, AND gate 246 derives a binary one ouuput in re- 25 the sequence, as indicated by the word at address K+2.  
sponse to the timing c 1  and B3 and In contrast, if a binary one is derived from gate 313, the 
the output of OR gate 224. The biniry one signal de- next switch in matrix 5'0 to be activated is the number 
rived by AND gate 246 is fed in to OR gate in the scratch pad counter designated by the word at 
261 and AND gate 324, the latter also being responsive location K* 
to the A4 timing pulse. The binary one signal derived 30 AND gate 249 responds to the binary one output signal 
on lead SI0 in response to energization of gate 324 of AND gate 340 and the m, C1 and B4 timing pulses to 
enables the output signal of comparison matrix 112 derive a binary one signal. Thereby, a binary one signal 
to be fed to circuit 84, while the signal derived from is derived by AND gate 249 during command 3 only if 
gate 261 on lead S i  enables the word stored in the input- the data word stored in the designated scratch pad mem- 
output register 76, indicative of the maximum count in 35 ory location, indicative Of the Count reached in the se- 
the sequence at memory location K + l ,  to be fed to the quence, is greater than or equal to the data at memory 
output bus of transfer circuit 82. Comparison matrix location K4-1 loaded with the highest word in the se- 
112 responds to the words in register 76 and 90, re- quence. In response to a binary one signal derived at 
spectively indicative of the maximum count in the se- the output lead of AND gate 249, each of OR gates 262, 
quence and the count in the designated scratch pad 10- *O 269 and 270 derives a binary one signal which is reflected 
cation, to derive a binary one signal if the register 90 into binary one signals on each of leads S2, S16 and S17, 
word is greater &an the word fed by input-output the latter t W 0  leads deriving the binary one levels as 
register 76 to the output bus of transfer circuit 82. In short duration Pulses. The binary one signal on lead S2 
an opposite manner, comparison matrix 112 derives a enables transfer circuit 82 so that the memory address 
binary zero level in response to the word in register 90 45 KS-2, now stored in instruction counter 88 is fed to the 
being less than equal to the word on the ouQut bus transfer circuit output bus. While the transfer circuit 82 
of transfer circuit. Hence, only if the maximum limit Output bus iS deriving a signal indicative of the address 
the sequential subcornmutated sequence has been ex- K+2, the SI6 and S17 signals are derived, to enable 
ceeded, matrix 112 generates a binary one output. address register 78 to be loaded and activate register 76 
~n response to the s i 0  signal being derived. the signal to the read condition. Thereby, register 76 now stores 
generated by comparison matrix 112 is fed to ap-flop the Word at memory location K+2, the data word of 
326, where it is stored throughout the remainder of the the lowest gate number in a sequence. 
command 3 operation. To these ends, the output signal The next operation occurs in response to the timing 
of comparison matrix 112 is fed through AND gate 330 Waveforms m, c1 and B5. In response to said wave- 
and OR gate 328 to the set input of flip-flop 326 in re- 55 forms being derived, AND gate 247 responds to the out- 
sponse to the S10 lead feeding a binary one signal to put of OR gate 224 to Supply a binary One Signal to OR 
the other input of AND gate 330. In response to the gate 264, whereby lead S7 carries a binary one signal. 
binary one signal being applied to the set input of flip- In response to the binary one signal on lead S7, a binary 
flop 326, the flip-flop is activated whereby binary one one signal is fed through OR gate 130 to the increment 
and zero levels are respectively derived on the Q and a 80 input Of instruction Counter 88, whereby the instruction 
butputs thereof. Flip-flop 326 remains in the set state counter is activated to the memory address word K+3.  
until &e command 3 operation has been completed. The address K+3 stored in counter 88 is indicative of the 
Upon completion of the command 3, the binary one memory location to be read out during the next fetch 
signal derived from OR gate 224 which feeds one input Owration* 
of OR gate 332, changes to a binary zero level. The re- 65 With a binary one signal derived from AND gate 340, 
sulting binary zero output of OK gate 332 is fed to the the next COn~mand 3 operation is enabling Of AND gate 
inhibit terminal of gate 334, whereby gate 334 passes 250 in response to the Output Of OR gate 221 and the 
the positive voltage on its other input terminal to the timing voltages E, C2 and B3. In response to a binary 
reset input of flip-flop 326. In response to the positive one signal being derived by AND gate 250, each of OR 
voltage derived by gate 334 upon completion of the com- 70 gates 263, 268 and 269 derives a binary one signal. In 
mand 3 operation, flip-flop 326 is reset and binary zero response to the output of OR gate 263 a relatively long 
and one levels are derived on the Q and outputs of duration binary one level is derived on lead S4, and short 
the flip-flop. duration binary one signals are derived on leads S15 and 
The Q and a outputs of flip-flop 326 are fed to the S16. In response to the signal on lead S4, transfer cir- 
remainder of circuit 84 only while commands 3 and 5 are 75 cuit S2 i s  activated so that the scratch pad address des- 
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ignated by memory location K, stored in the three least read the data word stored in register 90, indicative of the 
significant stages of register 92, is fed to the output bus number of the next gate in matrix 50 in the sequence, to 
of transfer circuit 82. With the scratch pad address de- the transfer circuit output bus. While the word from reg- 
rived on the output bus of transfer circuit 82, binary ister 90 is being fed through transfer circuit 82, the S14 
one signals are derived on the S15 and S16 leads to cause signal is derived, whereby input-output register 76 is load- 
the contents of input-output register 76 to be written ed with a data word indicative of the next gate in matrix 
into the designated scratch pad address. Since register 50 to be read out. 
76 is loaded with the data word at memory location K+2, The penultimate operation associated with command 
the data word commensurate with the first switch num- 3 involves deriving binary one signals on each of leads S4, 
ber in a sequence, the designated scratch pad counter is SI5 and S16 in response to AND gate 250 being enabled, 
loaded with the first word in sequence and this switch as indicated supra. In response to these signals, the des- 
is read out at the completion of the command 3. ignated scratch pad memory location is .loaded with a 
In response to a command 2, the designated scratch data word commensurate with a number one less than the 
pad memory location is advanced in the manner indicated number of the switch in matrix 50 which is to be next 
supra. The scratch pad memory is also advanced when a 15 activated in response to the next word including command 
command 3 is derived if the upper limit of the sequence, 2 and the same designated scratch pad memory being 
as stored at each K+ 1 addrew immediately following a retrieved from a memory address. 
command 3K address has not been reached. The latter The oueratine mode described for command 3 is aD- 
condition ie achieved during minor frames of the sub- 
commutated sequence. For example, if a subcommutation 
sequence includes the fifteen consecutively numbered 
switches or gates 32-46 in array 50, and three of the gates 
are read out during each minor frame, five minor frames 
are required to read out all of the gates in the sequence. 
Thereby, during the first minor frame when a command 
3 is reached, the sequence is initiated. In the next minor 
frame, however, when a command 3 for counter 1 in 
scratch pad section 70 is reached, all of the gates in the 
sequence have not been read out so that a signal is de- 
rived to increment by,one the count stored in the scratch 
pad memory, in a manner similar to a command 2 opera- 
tion. However, it is necessary to skip two places in mem- 
ory under these conditions so that none of the data at 
memory locations K1 and K2, commensurate with the 
final and starting gate numbers of the sequence, are read 
out to formatter 38. 
Consideration will now be given to the operations per- 
formed in response to a binary one signal being derived 
by AND gate 313, which occurs in response to the gate 
number in the selected scratch pad memory, as stored in 
register 90, being less than the largest gate number in a 
sequence, the data at address K+1, as stored in input- 
output register 78. For the stated conditions, the first five 
operations in command 3 are identical with those opera- 
tions described supra in conjunction with comparison 
matrix 112 deriving a binary one output signal. In re- 
sponse to the comparison matrix 112 deriving binary zero 
output signal the 7J output of flip-flop has a binary one 
value so that a binary one signal is derived by AND gate 
313, the output of which enables AND gate 252. AND 
gate 252 is responsive to the E, C1 and B4 timing wave- 
forms, whereby there is derived a binary one level on 
lead S8. The binary one level on lead SS increments reg- 
ister 90 by a count of one. Prior to incrementing, register 
90 previously stored the last data word to be read from 
the designated scratch pad address, which word is com- 
mensurate with the number of the last gate in matrix 50 
activated in the sequence. After the incrementing opera- 
tion, register 90 stores the number of the next gate in 
matrix 50 to be enabled. 
The next operation involves incrementing instruction 
counter 88 in response to the binary one signal developed 
on lead S7. The binary one signal is developed on lead 
S7 in exactly the same manner as described supra in 
conjunction with comparison matrix 112 deriving a binary 
one signal. 
Following instruction counter 88 being incremented 
to the address K+3, the binary one output level of AND 
gate 340 is fed through AND gate 248, enabled in re- 
sponse to the m, C2 and B1 timing voltages. In response 
to the binary one signal derived by AND gate 248, a 
short duration binary one signal is derived by AND gate 
330 on lead SI4 while a binary one signal is being de- 
rived by OR gate 264 on output lead S5. In response to 
the signal on lead S5, transfer circuit 82 is enabled to 
plicable ;or each of the scratch pad counters, with &e 
20 exception of scratch pad counter 0 and for loading the 
scratch pad counters during the initial minor frame in 
each major frame. 
Simultaneously with readout of the word in input- 
output register 76 to formatter buffer register 40 at the 
95 end of each 2.5 ms. interval when a command 3 is being 
executed in conjunction with scratch pad counter 0, a 
signal indicative of the program number is derived from 
the two X bits. Thereby, the ground station is apprised 
of the program being executed once during each minor 
30 frame. To enable the program number and minor frame 
number indications to be derived simultaneously, the num- 
ber of minor frames is limited to 256 so that only the 
eight least significant bits of scratch pad counter 0 can 
have binary ones therein and the other stages of the 
35 counter are zero. The two program indicating bits are de- 
rived in the places not occupied by the minor frame in- 
dicating bits while the scratch pad counter 0 is being read 
out. 
To perform these operations, after each of the previ- 
40 ously mentioned command 3 operations has been per- 
formed, AND gate 235 is selectively enabled in response 
to the D2, C1 and B2 timing waveforms. Enabling of 
gate 235 occurs simultaneously with the S1 pulse being 
derived from OR gate 261 to enable buffer register 40 
in formatter 38 to be responsive to the minor frame num. *' ber indicating signal. During this operation instruction 
register 96 still stores the command 3 from the previous 
operation, whereby a binary one signal is derived by de- 
coder 102 on output lead 303 and the three least signifi- 
cant stages of register 92 are all loaded with binary zeros. 
50 The binary one signal on lead 303 is fed to AND gate 
230, the other input of which is responsive to the output 
of NAND gate 342. NAND gate 342 is responsive to the 
three least significant bits derived from address register 
92 and thereby derives a binary one signal when scratch 
55 pad memory zero is being utilized. The binary one signal 
derived from NAND gate 342 is combined in AND gate 
230 with the binary one level on lead 303, whereby it 
binary one level is derived on lead S3. In response to 
the binary one signal on lead S3, the two X bits are 
fed through the two most significant bit stages of trans- 
fer circuit 82. The remaining eight bits of transfer circuit 
82 are simultaneously responsive to the contents of scratch 
pad counter 0, as stored in input-output register 76. There. 
by, when the command 3 for scratch pad memory 0 is 
" complete, buffer register 40 stores in the first eight stages 
thereof a signal indicative of the number of the minor 
frame being processed and in the next two bits a signal 
commensurate with the number of the program being 
The signal stored in register 40 in response to a word 
designating command 3 and scratch pad memory 0 is 
read directly to register 58 through switch 56, a result 
achieved by loading the most significant bit stage of reg. 
75 ister with a binary one. To this end, the output of AND 
T~ executed. 
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gate 238 is fed to an input of gatehalue OR gate 311 are being processed by the memory sequencer. In par- 
so that the OR gate output is set to a binary one level. ticular, the Q output of flip-flop 348 is fed to the set 
In  response to the binary one output of OR gate 311, input of flip-flop 326 through OR gate 328, together 
formatter 38 is energized so that the minor frame num- with the comparison indicating signal derived from AND 
ber indicating signal fed to register 40 at the completion gate 330. Flip-flop 326 is activated to the reset input in 
of the command 3 operation is fed directly through switch response to the positive voltage normally fed through 
56 to register 58. inhibit gate 334. To enable flip-flop 326 to be activated 
For each command 3 read from memory 36 during the to the set state in response to the output of comparison 
initial minor frame of each major frame, except the word matrix 112, gate 334 is inhibited during commands 3 
designating scratch pad 0, each of the scratch pad mem- 10 and 5 by virtue of the output of OR gate 224 being fed 
ory sections is loaded with a count indicative ofi the through OR gate 332 to the inhibit input of gate 334. 
lowest gate number in a sequence, as indicated by the To prevent resetting of flip-flop 326 while flip-flop 348 is 
word at an address two words removed from the can-  set, the Q output of the latter flip-flop is fed to the in- 
mand 3 indicating address. To this end, flip-flop 326 is hibit input of gate 334 by way of OR gate 332. 
activated to the set state during the entire initial minor 15 Consideration will now be given to commands 4 and 5 
frame of each major frame so that while a command which are utilized to generate arbitrary subcornmutated 
3 or 5 is being executed the system functions in the Same sequences, Le., sequences wherein switches in array 50 
manner as when the output of comparison matrix 112 is a are activated less than once per minor frame and the 
binary one, to signify that a sequence has reached O r  numbers of the switches activated are not in order. For 
exceeded a maximum value. Flip-flop 326 is activated 20 example, for a first command 4, switch number 23 in 
to the set state after the zero scratch pad location in mem- matrix 50 may be activated; for a second command 4, 
ory section 70 has been read out during the initial minor switch number 223 may be activated, etc. 
frame and remains in the set state throughout the re- Indirect addressing is the basic approach utilized for gen- 
mainder of the initial minor frame Until the @ scratch erating the arbitrary subcornmutated sequences. The num- 
pad counter is again reached in the second frame; the 25 bers of the gates in matrix 50 to be activated are stored 
0 scratch pad counter is programmed before any of the at consecutively numbered memory addresses, denomi- 
other counters is activated during any Particular minor nated Y .  The data words at addresses Y are reached with 
frame. the aid of one of the scratch pad memory counters, N, 
To maintain flip-flop 326 in the set State thoWhout that stores indications of the last Y memory address read 
the initial minor frame of each major fI-ame, flip-flop 30 out. The memory word at address K specifying a com- 
348 is provided. Flip-flop 348 is activated to the set mand 4 or 5 designates that scratch pad counter N is to 
state once each major frame in response to scratch Pad be utilized and activates sequencer 34 so that the data at 
counter 0 being employed and storing a count of zero to the Y address specified by counter N are read out to 
indicate that the initial minor frame is being executed. formatter 38. After each Y address is read out from the 
To this end, the set input of flip-flop 348 is driven by the 35 designated memory location, the scratch pad counter is 
output of inhibit gate 349, which in turn is responsive to incremented SO that the sequence continues in order. 
AND gate 344 that is fed by NAND gate 341 and AND Commands 4 and 5 are arranged in a manner somewhat 
gate 344. NAND gate 341 is responsive to the eight least similar to commands 2 and 3 in that commands 4 and 5 
significant bits fed through transfer circuit 82, while AND direct the program to a specified Y address in sequence, 
gate 344 is driven by an A4 t h ing  pulse and the signal *O while the two memory words immediately after the word 
on lead S3. A binary one signal is derived on kad  s 3  containing a command 5 indicates the initial and final Y 
in response to the output of AND gate 235 once each addresses. 
major frame when the memory word includes a com- Consideration will now be given to the specific opera- 
mand 3 and specifies scratch pad counter 0 and timing tions and apparatus utilized in carrying out a command 4. 
pulses D2, B2 and C1 are derived, which events Occur 45 In response to the word read from memory section 72 
simultaneously with readout of register 76 to buffer reg- or 74 having the fourth through sixth bits respectively 
ister 40. The binary one output signal of AND gate 344 being the binary levels 108, decoder 102 feeds a binary 
enables AND gate 386 to determine if the Word read Out one level to lead 304. In response to the binary one level 
of scratch pad counter 0 has a zero value, to indicate on lead 304, each of OR gates 221, 222 and 226 derives 
the initial minor frame. 117 the 0 scratch pad counter word 50 a binary one output signal. In response to the output signal 
has a zero value, a binary one is derived from NAND of OR gate 221, each of AND gates 241-243 and 250 
gate 341 and fed through enabled AND gate 346 to the is enabled, while AND gate 251 is enabled in response 
set input of flip-flop 348. to the output of OR gate 222 and each of AND gates 
Flip-flop 348 remains in the set state Until the next 248 and 252 can be activated to the binary one state in 
minor frame the word read from memory contains a 55 response to the binary one output of OR gate 226. It is 
command 3 and specifies scratch pad Counter 0, i G  the noted, therefore, that all of the AND gates that were 
flip-flop remains in the set state during the entire initial activated for command 2 are energized for command 4 
minor frame. TO these ends, flip-flop 348 is activated and that a binary one is derived from gate 251. Gate 
to reset state in response to the s~mu~taneous O C C I . I ~ % X ~  251 is enabled by the m, C3 and B2 timing pulses after 
of binary one signals on lead s4 and at the output Of 60 all of the command 2 operations have been completed. 
AND gate S O ,  as detected by AND gate 350. The next Since the connections at the outputs of gates 241-243,248, 
time AND gate 230 derives a binary One output is when 250 and 252 are identical with those described supra, 
comimand 3 and scratch pad counter 0 are specified by there is no need to discuss them further. The connections 
the memory word in the next minor frame. The signal to the outputs of gate 251 are described infra, when the 
on lead S4 has a binary one signal at the beginning Of 65 last operation in command 4 is considered. 
each command 3 operation. Thereby, a binary one output During the first operation in executing a command 4 
is generated by AND gate 350 to reset fliP.floP 348 the code after a word containing a command 4 has been 
next time immediately after the fetch operation for the fetched from memory, binary one signals are derived on 
memory location Storing a command 3, scratch Pad each of leads S4, S9, SI6 and S17. In response to the 
counter 0 designation in the second minor frame. 70 binary one levels on leads §4, SI6 and S17, the scratch 
VFlip-flop 326 is activated in response to the signal stored pad address N designated by the word in the three least 
by flip-flop 348 and the output of comparison matrix significant stages of buffer register 92 is loaded into 
112 so that flip-flop 326 is in a set state if flip-flop 348 address register 78 and the last Y address word to be 
is in the set state or a binary one is derived from the read out, stored at the scratch pad address N, is read 
comparison matrix while words with commands 3 Or 5 75 into input-output register 76. SimUltaneOUSlY, the binary 
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one signal on lead S9 clears register 90 to a zero state. signals of 101. The 101 signals derived by the fourth 
For the next command 4 operation, binary one signals through sixth stages of register 92 are detected by de- 
are derived on leads S12 and S1. In response to the binary coder 102 which generates a binary one level on lead 305, 
one signals on leads S1 and ,512, the scratch pad data whereby each of OR gates 221, 222, 223 and 225 is acti- 
word, indicative of address Y ,  now stored in register vated to derive a binary one signal level. The binary 
76 is fed through transfer circuit 82 to temporary storage one signal level derived by OR gate 225 is fed to AND 
register 90. Next, the data word now stored in register 90 gates 313 and 340, respectively responsive to the less than 
is incremented by a count of one to Y + l  in response and equal to or greater than output signals derived by 
to a binary one signal being derived on lead S8. Following AND gates 338 and 336. The signals derived by gates 221, 
the incrementing operation, the data word indicative of 223, 225, 311 and 340 cause the same sequence to be 
Y+1 now stored in register 90 is transferred 'back into derived as for a command 3 instruction. After these 
input-output register 76 in response to binary one signals operations have been completed, the output of OR gate 
derived on leads S5 and ,914. In response to the S5 signal, 222 is fed through AND gate 251 that is enabled in re- 
transfer circuit 82 feeds the ( Y + l )  indicating data word sponse to the m, C3 and B2 timing dgnals. Since, there- 
in register 90 to input-output register 76 which is activated 15 fore, all of the connections involved in the command 5 
to a load state in response to the binary one output level sequence have been considered previously, the descrip- 
on lead S14. tion thereof will not be reconsidered but attention will 
The next operation involves loading the (Y+ 1 )  indicat- be directed to the functional operations. 
ing data word now stored in register 76 back into the For the first operation involved in command 5 after 
scratch pad address N designated at the beginning of the 20 the fetch sequence has been completed, binary one sig- 
command 4 operation in response to the binary one levels nals are derived on each of leads 54, S9, S16 and S17. The 
derived on leads S4, SI5 and S16. In response to the sig- binary one signal on lead S4 enables transfer circuit 82 
nals on leads S4 and S16, transfer circuit 82 feeds the to be responsive to the three least significant bits of the 
three least significant stages of register 92, indicative of word stored in register 92, which bits indicate the address 
the initial scratch pad address, N, to address register 78, 25 of a scratch pad memory counter N utilized in conjunc- 
while input-output register 76 is activated to the write tion with command 5. Scratch pad counter N stores 
state in response to the binary one signal on lead S15. the memory address Y where the number of the last gate 
Thereby, the specified scratch pad address of memory in matrix 50 to be activated during the arbitrary sub- 
section 70 is loaded with a data word having a count commutation sequence is stored. In response to the bi- 
commensurate with the memory address Y + l .  Hence, 30 nary one levels on leads S16 and S17, the scratch pad 
address register 78 is now loaded with a word indicative address N is loaded into address register 78 and the data 
of the memory address that contains the number of the word indicating memory address Y at scratch pad ad- 
next gate in array 50 to be activated. dress N is loaded into register 76. Simultaneously, the 
The next operation is to read the data word indica- binary one signal on lead S9 clears temporary storage 
tive of the next gate in matrix 50 to be enabled, as stored 35 register 90 to the binary zero state. 
in address Y+1, into input-output register 76. To this The next operation involved in command 5 is to load 
a d ,  AND gate 251 is activated in response to the E, register 98 with the memory address Y stored in input- 
C3 and B2 timing voltages, whereby there is fed to each output register 76. To perform this operation, a binary 
of OR gates 264, 269 and 270 a binary one signal. In one is generated on each of leads S12 and S1, to respec- 
response to the binary one signals fed to OR gates 264, 40 tively enable transfer circuit 82 to feed the contents of 
269 and 270, binary one signals are derived on each of register 76 to its output bus and enable register 90 to be 
' leads S5, ,316 and S17, whereby address register 78 is loaded in response to the transfer circuit output bus 
loaded with the address Y+1. In response to the binary word. 
one level on lead S17, input-output register 76 is loaded The next operation in the command 5 sequence is to 
with the memory word at address Y + l .  As the command 45 load the memory address (K+1)  now stored in instruc- 
4 is being completed, therefore, register 40 is fed with tion counter 88 into address register 78 and read the 
a data word at address Y+1 indicative of a gate number contents of address (K+1) into input-output register 76, 
in matrix 50 to be opened and scratch pad counter N whereby register 76 stores a signal indicative of the upper 
is loaded with a count of Y+ 1. value for address Y .  These operations are performed 
Consideration will now be given to the operations per- 50 by deriving a binary one signal on each of output leads 
formed during a command 5. A memory word having S2, S16 and S17, In response to the signal on lead S2, 
an address K indicating a command 5 is followed by transfer circuit 82 is enabled so that the output bus 
first and second memory words at addresses (K+1)  and thereof carries the address K+1 stored in instruction 
( K + 2 )  representing the highest and lowest memory counter 88; the K+1 word is fed to address register 78 
positions in an arbitrary subcommutated sequence. Be- 55 under the control of the signal on lead S16. Simultane- 
cause of this factor it is necessary, after a command 5 ously, a binary one signal is derived on lead SI7 to acti- 
has been executed, to jump three places in memory SO vate input-output register 76 to the read state so that 
that the next word is read from memory address K+3. it stores the maximum value of Y ,  the word at address 
It is necessary to test each command 5 operation to K + l .  
determine if the data word derived from the memory 60 The next operation is to increment instruction counter 
address Y designated by the specified scratch pad counter 88 so that it stores the address of the memory word dis- 
is derived from an address equal to or greater than the placed by two memory words from the original word 
highest memory address reserved for the arbitrary sub- fetched from memory, i.e., the memory word at loca- 
commutation sequence. If the scratch pad counter ad- tion K+2. At memory location X+2,  is stored a word 
dress indicating word is less than the maximum memory 65 having a value indicative of the lowest Y address word 
address indicated by the word at address K+1, the se- in the arbitrary subcommutated sequence. To these ends, 
quence continues in a manner similar to a command 4; a binary one signal is derived on lead S7 to increment 
if the scratch pad counter stores a number equal to or instruction counter 88 from a count of ( K + l )  to 
greater than the maximum address in the sequence, the (K-l-2). 
switch number indicating data word at the lowest Y 70 The next operation is to determine if the contents of 
memory address in the memory address sequence, as register 90, indicative of the maximum Y address in the 
indicated at the address K+2,  is read out. arbitrary subcommutated sequence, are greater than the 
In response to the word retrieved from memory sec- actual Y address stored in input-output register 76. It is to 
tion 72 or 74 having a command 5, the fourth through be recalled that the word in register 716 was previously re- 
sixth stages of buffer register 92 respectively derive binary 'is trieved from the scratch pad assigned to command 5 and 
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is indicative of the memory word address which was 
read out the last time the command 4 or 5 for the desig- 
nated scratch pad memory was performed. To these ends, 
binary one signals are derived on leads S1 and S10, where- 
by the maximum Y address indicating word stored in in- 
put-output register 76 is fed through transfer circuit 82 
and compared in matrix 112 with the actual Y address 
indicating word in register 90. Simultaneously, the SI0 
signal is derived and combined with the output of matrix 
1112 in AND gate 330. If the contents of register 90 are 
equal to or greater than the word in register 76, a binary 
one level is derived from AND gate 330, while the AND 
gate derives a binary zero state if the word in register 
90 is less than the input-output register word. The result- 
ing binary signal derived by AND gate 330 activates flip- 
flop 326 to the set or reset state. Flip-flop 326 remains 
activated to the set or reset state until the command 5 has 
terminated, a which time the flip-flop is invariably reset 
as described supra. 
The next four operations involved in a command 5 
sequence are identical with the last four operations of 
command 3. In particular, if actual Y address indicating 
count in register 90 is less than the maximum Y address 
indicating number in input-output register 76, register 90 
is incremented so that it stores the address K+1. Instruc- 
tion counter 88 is then incremented to the address K+3 
and the Y+1 address indicating contents of temporary 
storage register 90 are read into input-output register 76. 
Thereby, register 76 is loaded with the address of the 
memory location one greater than the address of the 
previously read out arbitrary subcommutated sequence 
word. 
The next operation involves selecting the scratch pad 
memory address N stored in the three least significant 
bits of register 92, loading that address into address reg- 
ister 78 and activating input-output register 76 to the 
write status. Thereby, the address Y+l now loaded into 
input-output register 76 is fed back into the scratch pad 
memory designated during the fetch operation. 
The next operation involves reading the data at ad- 
dress Y+1, indicative of a switch number in array 50, into 
input-output register 76. To this end, a binary one signal 
is derived on each of leads S5, S16 and S17, whereby the 
Y+l  address stored in register 90 is fed to address register 
76 through transfer circuit 82 while input-output register 
76 is activated to the read state. Thereby, the data word 
stored at address Y+l, indicative of the number of the 
switch in array 50 to be activated, is loaded into input- 
output register 76 and the number of that switch is load- 
ed formatter buffer register 50 at the completion of the 
command 5 sequence being considered. 
If the comparison operation performed during com- 
mand 5 indicates that the word stored in register 90 is 
equal to or greater than the word in register 76, the con- 
tents of instruction counter 188, memory address K+2,  
are read through transfer bus 182 to address register 78 
while input-output register 76 is activated to the read state. 
Thereby, the word at memory location K+2, having a 
value in accordance with the lowest Y memory word in 
the arbitrary subcommutation sequence, is read into in- 
put-output register 76. Instruction counter 188 is then incre- 
mented so that it stores a count of K+3, whereby during 
the next fetch operation, data from the appropriate mem- 
ory address is retrieved. The following operation involves 
loading address register 78 with the scratch pad address 
N originally designated and stored in the three least sig- 
nificant stages of register 92, while input-output register 
76 is activated to the write status. In response to these 
conditions, the lowest Y memory address is loaded into 
the scratch pad memory location N assigned to the arbi- 
trary subcommutation sequence. 
The next operation is to read out the data at the lowest 
Y memory address stored in temporary storage register 
90 by feeding the contents of register 90 through transfer 
circuit 82 into address register 78 while input-output regis- 
3 
ter 76 is activated to the read state. This is the same final 
set of commands as was initiated for command 5 in re- 
sponse to the comparison matrix 112 indicating that the 
contents of register 90 were less than word stored in regis- 
ter 76. When the comparison matrix 112, however, indi- 
cates that the word stored in register 90 is equal to or 
greater than the word stored in register 76, the word in 
address register 78 designates the lowest Y memory loca- 
tion. With address register 78 storing the lowest Y emem- 
ory address, input-output register 76 is loaded with the 
number of the gate in matrix 50 stored in the lowest Y 
memory address. The next time a word including a com- 
mand 4 or 5 and designating scratch pad memory N is 
retrived from memory, input-output register 76 is loaded 
15 with the number of the gate in matrix 50 stored at the Y 
memoiy address one greater than the lowest Y address 
memory. 
Consideration is now given to the operations performed 
and apparatus utilized in executing a command 6. A com- 
20 mand 6, always at a memory address toward the end of a 
particular memory program, is utilized either to jump 
back to the next minor frame starting point of the same 
program which was just executed or to jump to the next 
minor frame starting point of a new program in response 
25 to the coded X bits which indicate the starting address 
of the four different programs which can be executed 
by the present system. 
In response to the data word €etched from memory 36 
containing a command 6 ,  the fourth through sixth stages 
30 of buffer register 92 carry signals 110, respectively. In 
response to the output of buffer register 92, decoder 102 
derives on lead 306 a binary one signal which is applied 
in parallel to OR gate 225, as well as to AND gates 237 
and 238. 
The first operation after the fetch sequence is enabling 
AND gate 23'7 in response to the C2 and B4 timing volt- 
ages. In response to a binary one signal derived from 
AND gate 237, a binary one signal is derived on lead S6 
and is fed to each of OR gates 269 and 270. In response 
40 to the binary one signal on fead S6, transfer circuit 82 
is activated so that the two X bits are fed through the 
two least significant stages of the transfer circuit and a 
binary one is derived from the fourth least significant 
stage thereof. Thereby, if the two X bits both have binary 
45 zero values, the transfer circuit 82 output signal is in- 
dicative of the count of eight; for the X bits having values 
of 01, 10 and 11, the transfer circuit outputs are counts 
of 9, 10 and 11, respectively. In response to the binary one 
signals on leads S16 and S17, as derived from OR gates 
5o 269 and 270, as well as AND gates 321 and 322, the 
signal derived on the output bus of transfer circuit 82 is 
fed to address register 78 and register 76 is loaded with 
the data word at one of the addresses 8-11. At addresses 
8-1 1 are loaded the initial addresses for the four afferent 
55 memory programs. If, therefore, the two X bits both have 
binary zero values, address register 78 is loaded with a 
binary signal indicative of memory location 8 and the data 
word at address 8, indicative of the starting address of 
the first program, is read to input-output register 76. 
60 Typically, the memory address for the first data word in 
the first program is at memory location 12. 
In response to the trailing edge of the S6 signal, single 
shot multivibrator 360 is activated for a time period equal 
to the duration of the binary one signal derived by AND 
65 gate 237. In response to activation of multivibrator 360; 
a binary one signal is derived on lead w and is fed 
through OR gate 132 to the clear input of instruction 
counter 88, whereby the instruction counter is loaded 
with all binary zeros. 
The next command 6 operation is the derivation of 
binary one signals from AND gates 238 and 240 in re- 
sponse to the binary one signal levels on lead 306 and 
the B3 and C3 timing waveforms; in addition, AND gate 
241 is activated in response to the short duration A4 
75 timing pulse so that the output of gate 240 occurs be- 
' 
35 
70 
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tween the leading and trailing edges of the output of gate 
238. In response to the output o€ gate 238, binary one 
signals are fed to OR gates 261, 269 and 270, whereby 
binary one signals are derived on leads S1, S16 and S17 
while the output of AND gate 240 causes a binary one 
signal to be derived on lead S11. In response to signal on 
lead S1, the starting address for the program now stored 
in input-output register 76, is fed in parallel to instruc- 
tion counter 88 and address register 78 via transfer circuit 
82, with both the counter and address register being rc- 
spectively activated in response to the SI6 and SIP leads 
carrying binary one signals. Thereby, instruction counter 
88 is now loaded with the starting address of the program 
to be executed. Simultaneously, the signal on lead S17 
activates input-output register 76 to the read state, where- 
by the data word indicative of the starting address for the 
program loaded in the address designated by the X bits 
is loaded into input-output register 76 in the time interval 
between the presently considered and following opera- 
tions in the command 6 sequence. 
The next operation in the command 6 sequence occurs 
in response to the derivation of a binary one signal by 
AND gate 239 in response to the output of OR gate 22.5 
and the occurrence of the timing signals B2 and C4. The 
binary one signal derived by AND gate 239 is fed to the 
input of each of OR gates 261, 265 and 266, whereby 
each of leads Sl,  S7 and S13 is activated. In response 
to the binary one signals on leads S1 and S13, the word 
at the starting address loaded in input-output register 76 
is fed to instruction register 96 while the binary one sig- 
nal on lead S7 results in instructidn counter 88 being in- 
cremented to an address one greater than the starting 
address. In response to these operations, the memory se- 
quencer is in the same state as it is in prior to the initia- 
tion of each operating cycle. Since each of the operations 
associated with command 6 occurs between the fetch se- 
quence and timing pulses necessary to initiate any of com- 
mands 0 through 5, the command indicated by the start- 
ing address is executed, In addition, counter 88 has been 
incremented so that when the next fetch operation begins, 
no repetition in the program sequence occurs. 
From the foregoing it is seen that the command 6 IS 
executed once during each minor frame and enables a 
new minor frame to be initiated. If the status of the X 
bits shoul4 Ghange during a minor frame, a relatively in- 
frequent occurrence, the minor frame of the new program 
is the minor frame immediately following the minor 
frame just read out from the previously analyzed program. 
Consideration is now given to the operations involved 
in a command 7. It is the broad function of command 7 
to synchronize the operation of memory sequencer 34 
and formatter 38 with subsystem 20 which generates the 
primary timing signals utilized in the space satellite and 
the binary coded decimal timing code. To this end, once 
every second subsystem 20 generates a sync preset signal. 
If memory sequencer 34 and formatting timing unit 38 
are in synchronism with the timing pulses derived by sub- 
system 20, the presence of a command 7 has no effect on 
the program being derived by memory sequencer 34. If, 
however, the system of the present invention is not in 
synchronism with the sync preset signal generated by sub- 
system 20, readout of a memory word containing a com- 
mand 7 terminates the further readout of data from the 
memory until the next sync preset pulse is derived by 
subsystem 20 and synchronism between sequencer 34 
and subsystem 20 is reestablished. 
Synchronism between the memory sequencer 34 and the 
one pulse per second signal derived by subsystem 20 is 
checked once per major frame in response to minor frame 
scratch pad counter 0 having a count of zero loaded there- 
in simultaneously with the derivation of a command 7 
from the interrogated memory address K. It is to be re- 
called from the description of command 3 that during 
the minor frame while scratch pad counter 0 has a count 
of zero therein, flip-flop 348 is activated to the set state, 
48 
whereby the flip-flop Q output is set to a binary one level. 
The binary one Q output of flip-flop 348 is fed to AND 
gate 362 which is also responsive to the B2 and C3 tim- 
ing voltages and the signal on lead 307. The signal on lead 
307 has a binary one level only in response SQ the word 
fetched from memory 36 having the fourth through sixth 
bits thereof having the binary levels 111, respectively. 
AND gate 362 derives a binary one signal in response to 
the signals derived from the Q output of flip-flop 384 
10 and a binary one signal on lead 307 to reset flip-flop 364 
so that binary one signal is derived from the output 
thereof. Flip-flop 364 is maintained in the reset condition 
until the one pulse per second sync preset si&pal is de- 
rived by subsystem 20 and fed to the flip-flop set input. 
15 Flip-flop 364 is activated to the reset state once every ma- 1 
jor frame immediately after the execution of the fetch 
operation and the data word at the address in memory 
immediately following the command 7 has been loaded 
in input-output register 76. 
Reading the data at address K+1,  immediately fol- 
lowing the command 7, is performed regardless of the 
state of flip-flop 364 in response to AND gate 236 being 
responsive to the signal on lead 307 and the C2, B4 tim- 
ing waveforms. The binary one signal derived from AND 
25 gate 236 is fed through gates 262, 269 and 270, whereby 
binary one signals are derived on the S2, S16 and S17 out- 
put leads. In response to the signal on lead S2, transfer 
circuit 82 is activated so that the K+1 count stored in 
instruction counter 88, is fed to address register 78 which 
30 is enabled by the S16 lead carrying a binary one level. 
Simultaneously, input-output register 76 is activated in 
response to the signal on lead S17 to a read state, whereby 
the data word at the K+1 memory location is read into 
input-output register 76. 
After register 7'6 has been loaded with the data word 
at memory location K+1, the B2, C3 timing waveforms 
are derived so that flip-flop 364 is activated to the reset 
state in response to the output of AND gate 362. Activa- 
tion of flip-flop 364 has no effect on the remainder of 
40 the system at the present time so that the sequencer con- 
tinues to function to read out the data word at K + l  ad- 
dress stored in register 76 and to feed the data word at 
address K+ 1 to instruction register 96. Simultaneously 
with feeding the data word at address K +  1 to register 96, 
46 instruction counter 88 is incremented to the address two 
h excess of the address storing the command 7, K+2,  so 
that when the next 2.5 ms. sequence is initiated no repeti- 
tion of readout of the memory words oocurs. 
To perform these operations, AND gate 239 is enabled 
6o in response to the output of OR gate 22.5 and the B2, 
C4 timing waveforms. The resulting binary one output of 
AND gate 239 is fed to each of OR gates 261, 265 and 
266, whereby binary one signals are derived on leads S1, 
S7 and S13. The signals on leads S1 and SI3 enable the 
56 data word at address K+1, as stored in input-output regis- 
ter 76, to be fed through transfer circuit 82 to instruction 
register 96 to enable the instruction at address K+1 to 
be performed. Simultaneously, instruction counter 88 is 
incremented in response to the S7 lead carrying a binary 
' O  one signal. Memory sequencer 34 now responds to the 
word at address K+1 to perform the command at ad- 
dress K +  1. 
If formatter 34 and subsystem 20 are in synchronism, 
the subsystem derives the sync preset pulse immediately '' after completion of the sequence of operations associated 
with the memory location K+1. To this end, flip-flop 
364 is activated to the set state immediately prior to the 
next fetch operation and the sequencer continues to 
7o function in response to the word at address K+2.  If, how- 
ever, there is a lack of synchronization between formatter 
34 and subsystem 20, flip-flop 364 remains activated to 
the reset state, whereby a binary one signal is supplied by 
the flip-flop output to each of OR gates 227, 228 and 
75 229. In response to each of OR gates 227-229 being fed 
20 
35 
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with a binary ofie from the i$ output of flip-flop 364, eight different instructions has now been described. It will 
each of gates 232, 233 and 234 is inhibited and the fur- be recalled that certain signals from the reprogrammer are 
ther operation of decoder 102 is prevented. In particular, fed into timing and control logic circuit 84. A description 
the operation of gates 232 and 233 is inhibited in response of the connections within circuit 84 to the leads carrying 
to the derivation of a binary one signal by OR gate 229; these signals will now be given. During’ keprogramming it 
gate 234 is inhibited in response to the output of OR gate is desired to substantially terminate the operation of the 
228; and the output of decoder 102 is blocked in response memory sequencer 34, an operatiod performed by feed- 
to the output of OR gate 227. In response to gates 232- ing the P18 signal through OR gates 227-229, whereby 
234 and decoder 102 being inhibited, none of the fetch the same result as is achieved in response to Itllp-flop 364 
sequence operations can be executed and the operation of 10 being activated to the reset state is attained. 
sequencer 34 ceases. Once the operation of sequencer 34 In the memory verify mode of operation, only the con- 
ceases, no further data can be fed to formatter 38 and tents of memory 36 are read and the other operatiom of 
the systgm is in a stall or halt operating mode. sequencer 34 are inhibited. To this end, the P17 signal 
System owration commences as soon as the sync pre- derived from the reprogramnler is fed to OR gates 227 and 
set signal is derived by subsytem 20, whereby flip-flop 364 15 228. In response to the r!SU!ting binary one output of OR 
is activated to the set state and the flip-flop Q output is gate 227, decoder 102 IS mnhlblted so that none of the com- 
a binary zero, enabling the further derivation of timing mands in the memory words can be executed. In response 
pusles from gates 232-234 and the feeding of data from to the binary One output of OR gate 228, no binary one 
decoder 102. signals can be derived by gate 234 in response to the D2, 
As each major frame i s  initiated, certain of the digital 20 c 2  and. B1 timing pulses. Thereby, the last operation in- 
data sources 44 and 46 must be shifted so that the data volved In a fetch seauence, feedlng the contents of Input- 
source states are synchronized with the beginning of the output register 76 to instruction register 96 is prevented, 
major frame. T~ develop a pulse simultaneously with the to further obviate the possibility of executing any of the 
beginning of each major frame, the Q output of flip-flop commands in the memory words* In Order to read the 
364 is combined with the trailing edge of the sync pre- 25 memory words directly through formatter 38 and Prevent 
set pulse fed to the set input of the flip-flop. TO this end, the switch in array 50 from being activated, the PI7 binary 
there is provided AND gate 366 that includes a pair of one level derived during the verify operation is fed through 
inputs, one responsive to the Q output of flip-flop 364 ORgate3l1. 
and a second responsive to the trailing edge of the sync During certain specified times during the reprogramming 
preset signal. since flip-flop 364 is activated to the set 30 operation, signals P11 and P12 have binary one levels, 
as described supra. A binary one P12 signal is converted 
signal and remains in the set state until a major frame connection of the lead carrying the p12 signal to the 
has been completed, AND gate 366 derives a binary one inputs of OR gates 262 and 269. The of a 
output in time coincidence with the initiation of each major 35 binary one pll signal is detected by feeding signal 
frame. The Output Of AND gate 366 is fed to the digita1 to the input of OR gates 26s and 268, whereby binary one 
sources 44 and 46 requiring synchronization with the gen- signals are derived frorn leads s7  and ~ 1 5 .  
eration of major frames by sequencer 34 and formatting Consideration will now ,be given to a sample memory 
unit 38. program compiled in accordance with the present inven- 
, 
state in response to the leading edge Of the sync preset into a signal on leads S2 and SI6 ,by virtue of the 
Each of the commands and operations involved in the 40 tion and specified in Table 2. 
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TABU3 2.-Oontinued 
Conts. of Memory LOG. 
Minor 
Bit Number Frame 
Memory Location Com. “N” Word 
Number 10 9 8 7 6 5 4 3 2 1 No. Count. Input 1 No. 
40--. _ _ _ _ _ _ _ _ _  _ _ _ _  _ _ _ _ _ _  1 1 1 1 0 1 0 0 0 1  2 1 Hh 
41 ...................... 0 0 0 0 0 0 0 1 0  1 O..-. ...... C 
4 L .  ................... 0 0 0 0 0 0 0 0 0 1 0 AI 
43.. .................... 0 0 0 0 0 0 0 0 1 0  O-.- Aa 
44-... .................. 0 0 0 0 0 0 0 0 1 1 0 A3 
45 ...................... 1 1 1 1 0 1 1 1 0 0 3 4 H c  
46 ...................... 0 1 1  1 0  0 0 0 1 0  
47 ...................... 0 0 1 0  0 0 0 0 1 1  
.................. 1 1  1 1  1 1  1 0  0 1 
49-.-.. ................. 0 0 0 0 0 0 0 0 0 1 
50 ...................... 0 0 0 0 0 0 0 0 1 0  
52 ...................... 1 1 1 1 0 1 1 0 1 0 
53 ...................... 0 0 0 1 1  1 1 0  0 0 
54. ..................... 0 0 0 I 1 0  0 1 0  1 .... 
55..-. .................. 0 0 0 0 1 0  1 1  1 0  0 - B i  
56 ...................... 0 0 0 0 0 0 0 0 0 1 0 .......... At 
67 ...................... 0 0 0 0 0 0 0 0 1 0  0 - - - - - A a  
58 ...................... 0 0 0 0 0 0 0 0 1 1  O.. ...... A 
59 ...................... 1 1 1  1 0  1 0  1 0  0 2 
60 ...................... 0 0 0 0 1 0 1 1 1 1 0 .......... Ba 
61 ...................... 0 0 0 0 0 0 0 0 0 1 0. 
62.. .................... 0 0 0 0 0 0 0 0 1 0 0 _ _ _ _ _ . _ _ _ _ A ,  
8% ................. 0 0 0 0 0 0 0 0 1 1  
.......... 
....... 
.......... 
51 ...................... 0 0 0 0 0 0 0 0 1 1  
......... 
..... 
4 Id, 
....... 
64 ...................... 1 1 1  1 0  1 0  0 1 0  
65 ...................... 0 0 0 0 0 0 0 1 0 1 
66 ...................... 0 0 0 0 0 0 0 0 0 1 
67 ..................... 0 0 0 0 0 0 0 0 1 0  
i i i i o i o o i o  
0 0 0 0 1 1 0 0 0 0  
0 0 0 0 0 0 0 0 0 1  
21 
22 
23 
24 
25 
26 
.................................... 
2 1 Hh 27 
0 __._ . .__ Ai 28 
0 .......... Aa 29 
0 _ _ _ _ _  __._ A3 30 
3 2 H h  31 
_ - _ -  
32 
33 
34 
35 
36 
37 
3s 
39 
40 
41 
42 
43 
44 
68. _ _ _ _ _ _ _ _ _ _ _ _  ~ _ - _ -  _ _ _ _  0 0 0 0 0 0 0 0 1 1  45 
69.. .................... 1 1 1 1 0 1 0 1 0 0 46 
70 ...................... 0 0 0 0 0 0 0 1 0  0 47 
71 ...................... 0 0 0 0 0 0 0 0 0 1 48 
72 ...................... 0 0 0 0 0 0 0 0 1 0 49 
73 ...................... n o n o n o o o 1 1  50 
74 ...................... 51 
75--. 52 
76--.. _ _ _ _ _ _  ~ _ _ _ _ -  ~ _ _ _ _  53 
77 ...................... 0 0 0 0 0 0 0 0 1 0 52 
7s ...................... 0 0 0 0 0 0 0 0 1 1  55 
79 ...................... 1 1 1 1 0 1 0 0 1 0 56 
80 ...................... 0 0 0 0 0 0 1 0 1 0 57 
EL.. ................... 0 0 0 0 0 0 0 0 0 1 58 
82 ...................... 0 0 0 0 0 0 0 0 1 0 59 
83 ..................... 0 0 0 0 0 0 0 0 1 1 60 
84 ...................... 1 1  1 1  1 0  1 0  1 1  61 
85.. ................. 0 0 0 1 1  1 0  0 0 1 ................................... 
- _ -  - - - ~ - - _  - -  - _  - 
0 .......... A% 
2 2 H h  
0 .......... c 
0 ~ .___ ~ - -  Ai 
0 .......... A2 
0 _ _ _ _ _  ~ _ - _ -  A3 
0 .......... D 
0 _ _ _ - _ - . - _ _ A I  
0 ___._ _ _ _ _  A1 
0 .......... A$ 
0 _ _ _ _ _  _ _ - _ _  B1 
0 .......... A1 
0 .......... Ai 
0 .......... As 
2 2 Hh 
0 _.__ _ _ - _ _  I3
0 .-___- _ - _ _  Ai 
0 _ _  __-_-._Az 
0 .......... A3 
2 4 HL 
2 2 Hh 
5 3 H h  
~~ ....... .................. .................................... E&... 0 0 0 1 1  0 1 1  0 1 
87 ...................... 0 0 0 0 0 0 0 1 0 1  0 .......... c 62 
88 ...................... 0 0 0 0 0 0 0 0 0 1 0 _ _ _ _ _ _ _ _ _ _ A i  63 
89 ...................... 0 0 0 0 0 0 0 0 1 0  0 .......... Az 64 
90-. .................... 
91 ...................... 
92 ...................... 
93 ...................... 
94 _ _ _ _  ~ _ _ _ _  - _  ~ - _ -  - - - - - - -  
95. ..................... 
96 _ _ _ _ _  _ _ _ _ _ _  _ _  _ _ _ _  _ _ _ _  - 
97 ...................... 
98 _ _ _ _ _  ~ _ _ _ _ _ _ _ - - -  _ _  - - _ -  
99 _ _ _ _ _ _  ~ _ _ - _ _ _  - - - - _ - _ -  loo ..................... 
101..-.. _ _ _ _ - _ _  ~ - - - -  _ - _ _  l o x .  ................... 
103 ..................... 
104 ..................... 
105.. _ _ _ _ _  ~ _ _ _ _  _ _ - _  - - _ _ _  
106. .................... 
107 _ _ _ _  - - ~ - _ _  - ~ ~ - _ _  _ _ _  - - 
108 ..................... 
109 ..................... 
110 ..................... 
111..-. - - - - ~ . ~ - - - 
112 ..................... 
0 0 0 0 0 0 0 0  
1 1 1 1 0 1 0 1  
0 0 0 1 0 0 0 0  
0 0 0 0 0 0 0 0  
0 0 0 0 0 0 0 0  
0 0 0 0 0 0 0 0  
0 0 0 0 1 1 0 1  
0 0 0 0 1 1 0 0  
0 0 0 0 0 0 0 0  
0 0 0 0 0 0 0 0  
0 0 0 0 0 0 0 0  
1 1 1 1 0 1 1 1  
1 0 0 1 0 0 0 1 1  
0 1 1 1 1 1 0 1 1  
0 0 0 0 0 0 0 0 0  
0 0 0 0 0 0 0 0 0  
0 0 0 0 0 0 0 0 1  
1 1 1 1 1 1 0 _ - _ _ - _  
0 0 0 0 0 0 1 1 1  
1 0 0 1 0 0 1 1 1  
1 0 0 1 1 1 1 1 1  
0 0 0 0 0 0 1 0 0  
0 0 0 1 0 1 0 0 0  
1 1 0 _ _ _ _ _ _ _ _  _ _  A3 65 
0 0  2 4 HL 66 
0 0  O * - -  _ _ _ _ _ _ _  E 67 
0 1 0 ~ _ _ _ _ _ _ _  _ _  A1 68 
1 0  0.. _ - _ - . - - - A ,  69 
1 1 0 _ _ _ _  - - - -__  Aa TO 
1 1  O... J 71 
0 0  0. _ _ - - - -  -.Bi 72 
0 1  O...-. ..... AI 73 
1 0 0 .......... Aa 74 
1 1 0 ~ . . ~  _ _ _ _ _ _  A3 75 
0 1  3 5 HL 76 
....... 
0 _ _ _ _  ~ _._____ _ _ _ _ _  - - -_  ~ -.-- _--.- 
1 .................................... 
0 0 .......... M T  77 
1 0 .......... Ai 78 
0 0. ......... Ai 79 ... 6 ............................ 
1 .................................... 
1 .................................... 
1 
1 .................................... 
1 .................................... 
___..___ ~ __- -_ - - ___-__ _  _ _ _ _ _ _  _.__ 
1 See table below. 
Samples 
Code Function per second 
Ai _ _ _ _ _ _ _ _ _ _ _ _  _ _  Cloudtop Spectrometer _-____.____ SO 
As- - - - - - ~ ~ - - - - - - - --.-do- _ _ _  - 80 
As ................... do ............................ 80 
BI .............. Filter Wedge Spectrometer. ....... 20 
~ - - - - - - - - - - -. - - - - - - 
Bz ................... ~ O - - - - - - - - - - - - - ~ - . - - - - - - ~ - - - - - -  
C ............... Visible Spectrometer .............. 
D ............... Infrared SDectrometer ............. 
E _ _ _ _ _ _ _ _  _ _ _  _ _ _  Selective Chopper Radiometer..-. 
F _ _ _ _ _ _ _ _ _ _ _  ~ _ _ _  Backscatter U.V-.. _ _  -._ - - _ _~ - ~ - 
G..- - - - - - - . - I  - Sferics _ _ _ _  - ~ . -. - - - - 
HL _ _ _ _  - _ _  _ _ _ _  _ _ _  Housekeeping.. _ _  _ _  _ _  _ _  _ _ _ _  __. . ~ - 
Hh do 
MT.. ........... B.C.D. Time Code ................. 
J _ _ _ _ _ _ _  - - _ _  ._ - ~ - Ultraviolet Spectrometer. _.__ _ _ _ _  ~ 
6 
5 
5 
5 
5 
- - -. - - - - - - ~ - - 
$51 .................. ............................. 
44 
The legend associated with Table 2 indicates the gate coded data sources is indicated in the second column. The 
numbers in matrix 50 which are activated to sample par- third column specifies the rate at which the various data 
ticular ones of data sources 44, 46 and 48. The code des- sources are sampIed, assuming that each minor frame in- 
ignations for the data sources are indicated by the let- cludes 80 words each having a duration of 2.5 ms. and that 
ters in the first column, while the function of each of the 75 each major frame includes 80 minor frames, whereby each 
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of the minor and major frames subsists for periods of 0.2 conjunction with a sync preset pulse is described infra in 
and 16 seconds, respectively. conjunction with memory location 13 in the minor frame 
Consideration will be given to the manner by which the immediately following the presently considered minor 
memory sequenw responds to the sample program of frame. 
Table 2, by assuming that scratch pad memory 0 is stor- In response to flip-flop 364 being set by the sync preset 
ing a count of 79, indicative of the last minor frame in a signal, the sync word at memory address 15, as stored in 
major frame. In addition, it is assumed that a command input-output register 76, is fed to formatter 38. Simulta- 
6 has just been completely executed and that the X bits neously, the binary one signal on lead 301 is fed through 
had the values 00, whereby instruction counter 88 has a OR gate 311 to the most significant bit stage of buffer 
count of 12 loaded therein. 10 register 40. Thereby, in response to readout of buffer reg- 
In response to the stated conditions, the data word at ister 40, switch 56 is activated so that the word stored in 
memory address 12 is fed to instruction register 96. Since the ten least significant bit stages of buffer register 40 are 
bits 7-10 in the word read from memory location 12 all fed directly through the switch to shift register 58. 
have binary zero levels. NAND gate lo@, MG. 4, derives After the sync word at memory address 15 has been 
a binary one output to activate register stage 98 to the 15 read out from register 76, the count 16 in instruction 
one state. In response to the binary one signal derived by counter 88 enables the word at memory address 16 to be 
register stage 98. OR gate 227, FIG. 5, derives a binary fed to input-outer register 76. Since the word at memory 
one signal to inhibit the output of decoder 102, whereby location 16 is another command 1, no further considera- 
timing and control logic circuit 84 is rendered unrespon- tion will be given to the manner by which it is processed 
sive to the fourth through’ sixth bits containing commands 20 to gate the sync word at memory lwation 17 to formatter 
1 through 7. Since decoder 102 is inhibited, OR gate 311 38. The following three words in memory locations 18, 
derives a binary zero output, assuming normal opera- 19 and 20 have command zeros and are processed as in- 
tion, wherein the gatelvalue signal is zero. While the dicated with regard to the word at memory location 12 
binary zero is derived from OR gate 311, a binary one to respectively activate gates 1, 2 and 3 in matrix 50, 
signal is derived on lead S1 and the contents of memory 25 whereby the analog signals derived by cloudtop spectrom- 
address 12 stored in input-output register 76 are fed eters Ai, A2 and A3 are fed to analog-to-digital con- 
through transfer circuit 82 while the input to buffer reg- verter 52. 
ister 40 is enabled. Thereby, the ten least significant stages After the data word at memory location 20 has been 
of register 40 are loaded with the data word at address 12 read from input-output register 76, instruction counter 88 
while the most significant bit stage of the buffer register 30 is activated SO that it stores a count commensurate with 
is loaded with a binary zero, gate indicating signal in re- memory address 21. Memory address 21 specifies a com- 
sponse to the output of OR gate 311. mand 3 and indicates that minor frame number indicating 
During the next 2.5 nis. interval, the signal in the ten scratch pad counter 0 is to be activated. The words at 
least significant stages of register 40, indicative of gate memory addresses 22 and 23 indicate the maximum and 
number 3 in matrix 50, is read out, whereby cloudtop 35 minimum values for the sequential subcommutated se- 
spectrometer analog source 48 numbered A3 is read quence specified by command 3. For command 3 indicat- 
through gate number 3 of matrix SO. ing scratch pad counter 0, the data at memory addresses 
The analog sources 48 are numbered so that a binary 22 and 23 have values of 79 and 0, respectively, to indi- 
one signal is derived by matrix 42 on lead 66 while gate cate the maximum number of minor frames in a major 
number 3 is enabled, simultaneously with the derivation 40 frame and the zero count of the initial minor frame. 
of a binary zero output from the most significant bit stage Under the assumed conditions, minor frame Counthi2 
of register 40. Switch 56 responds to the signal on lead scratch pad memory location 0 stores a count of 79, 
66, as coupled through decoder 64 and the gate indicating designating the last minor frame in a major frame and 
signal derived from register 40, to enable the ten bit par- equal to the count at memory location 22. During the 
allel word derived from analog-to-digital converter 52, in- 45 command 3 operation, the minor frame count in scratch 
dicative of the value of the signal source A3, to be fed pad memory 0 is compared with the data at memory 
to parallel-to-serial converter 58. address 22 and an indication is derived signaling that the 
While the word at memory location number 12 is being scratch pad memory count is at least equal to the maxi- 
fed through formatter 38 to register 58, the next fetch mum count. In response to the comparison operation, the 
Operation is commenced from memory location 13. The 50 word at memory location 23 is fed hto input-output 
data word at memory location 13 is fetched since instruc- register 76 and is fed to scratch pad counter 0. Thereby, 
tion counter 88 was incremented by a count of one dw- during the next fetch operation, the 0 0 0 0 0 0 ~  signal stored 
ing the previous fetch operation, immediately after data in input-output register 76 is fed to formatter 38. Simul- 
word 12 was read into input-output registek 76. taneously, the two X bits, indicative of the number of 
In response to the word at memory address 13 being 55 the program, are fed through transfer circuit 82 to the 
fed to instruction register 96, buffer stage 98 derives a ninth and tenth stages of buffer register 40. Thereby, the 
binary zero level, whereby the operation of decoder 102 buffer register stores a signal indicative of the initial 
is not inhibited. Decoder 102 responds to the binary one minor frame in a major frame and the m n b e r  of the 
bits in each of bit positions 4-6 to activate lead 307 in program being executed. 
timing and control logic circuit 84. In response to the 60 While the O W 0  is being fed through transfer cir- 
binary one signal on lead 307, a command 7 is initiated cuit 82 to formatter 38, it is also applied to the input of 
and instruction counter 88 is incremented to memory NAND gate 3.40, FIG. 5 ,  to activate flip-flop 348 to the 
location 14. ’& data word at memory location 14, corn- set state. Activation Of flip-flop 348 to the Set State results 
manding readout of the memory word at address 15, a in flip-flop 326 being set until the next command 3 signal 
minor frame sync word, is now read into instruction reg- 65 signifying the 0 scratch pad memory is derived. Since 
ister 95 and the sync word at memory location 15 is fed the command 3 designating scratch pad Counter 0 is not 
to register 40 in formatter 38. After the sync word at derived until the next minor frame, flip-flop 326 remains 
memory location 15 has been read into formatter 38, the in the set state throughout the initial minor frame h 
program completes execution of the command associated each major frame. 
with memory address 13. Since scratch pad counter 0, 70 During the command 3, instruction counter 88 was 
storing a count indicative of the minor frame number advanced to store a count indicative of memory location 
within the major frame, still stores a value of 79, the 24. The data word at memory location 24 contains a 
sequencer operation continues and the word at memory command 0, signifying that an analog infrared spec- 
location 15 is read out. The manner by which the com- trometer signal source is to be sampled through gate 4 
mand 7 functions to synchronize the system operation in 7 5  in matrix 50. Upon completion of the command indi- 
~~ 
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cated by memory location 24, memory addresses 25-32 
are read out in sequence, since each includes a command 
0 for sampling various analog signal sources by means 
of matrix 50. 
In response to instruction counter 88 being advanced to 
memory address 33, a command 3 is again reached, 
specifying the utilization of scratch pad counter 1, at 
memory location 1. The data at memory addresses 33-35 
indicate that a sequential subcommutated sequence for 
activating gates numbered 32 through 46 in matrix 50 
is to be generated in conjunction with scratch pad counter 
1. Since the initial minor frame is being processed, flip- 
flop 326 is activated to the set state and the command 3 
sequence is the same as if the word stored in scratch pad 
counter 1 were equal to or greater than the upper limit 
signal stored at memory location 34. In response to the 
set state of flip-flop 326, thereby, the starting value, at 
memory location 35, for the sequential subcommutated 
sequence is fed to scratch pad counter 1 and through 
transfer circuit 82 to buffer register 40 in formatter 38. 
The gatehahe signal derived by OR gate 311 has a 
binary zero level, 'whereby the lowest numbered gate in 
the sequential subcommutated sequence, gate number 32 
in matrix 50, is activated to be responsive to a signal 
source. 
In addition to the different processing required in 
memory sequencer 34 for the gate indicating words re- 
trieved from counter 1, formatter 38 responds to the 
words read from scratch pad counter 1 in a manner 
different from many of the words having a command 0. 
In particular, the word stored in scratch pad counter 1 
controls activation of switches in matrix 50 associated 
with digital sources 44 or 46. To this end, the words read 
from scratch pad counter 1 have values such that decod- 
ing matrix 42 responds to them to derive a binary zero 
output on lead 66. The binary zero signal on lead 66 is 
detected by decoder 64 to activate switch 56 so that it is 
responsive to the output of serial-to-parallel converter 
60, rather than the signal derived by analog-to-digital 
converter 52. 
During the operations performed in response to the 
word at memory location 33, instruction counter 88 is 
advanced to a count of 36. In response to the word at 
memory address 36, a command 0 cycle is initiated to 
enable gates in matrix 50 in the manner indicated supra. 
Thereafter, the 0 commands at memory locations 37-39 
are read out and executed in sequence. 
After the command 0 indicated at memory locations 39 
has been performed, instruction counter 88 is activated 
so that it stores a signal commensurate with memory 
address 40. At memory address 40, a command 2 is 
stored, designating the use of scratch pad counter 1, the 
same scratch pad counter which is designated by memory 
location 33. When memory address 40 is reached, scratch 
pad counter 1 is loaded with a signal indicating that 
gate 33 in matrix 50 is to be enabled. In response to 
the command 2 at memory location 40, the signal in 
scratch pad counter 1 is read into input-output register 
76 and from there it is fed to buffer register 40 in 
formatter 38. 
After the command 2 operation at memory location 
40 has been completed, instruction counter 88 is storing 
a signal commensurate with memory location 41. The 
word at memory location 41 includes a command 0, as 
does each of the words at memory addresses 42-44. The 
words at addresses 41-44 are read in sequence, whereby 
the signal sources connected to the designated gates in 
matrix 50 are sequentially fed through switch 56 to shift 
register 58. 
After the memory sequencer 34 operation with regard 
to address 44 has terminated, memory address 45 is 
analyzed. Memory address 45 includes a command 3 
and designates scratch pad memory 4. In response to the 
word at memory address 45, scratch pad counter 4 is 
activated ,in the same manner as indicated supra with 
48 
regard to activation of scratch pad counter 1 by the 
word at memory location 33. Thereby, as the command 
3 instruction is being completed, scratch pad counter 4 - 
is loaded with a word having a value indicative of gate 
131 and a signal designating activation of the same gate 
is fed to formatter 38. 
In the manner indicated, the sequence continues so 
that the different gates in matrix 5Q are activated in re- 
sponse to the command 0 signals and the command 2 sig- 
nals specifying the scratch pad counters. Further, scratch 
pad counter 2 is enabled in response to the command 3 at 
memory location 52. The operation continues until in- 
struction counter 88 has advanced to memory location 84. 
At memory address 84, the word includes a command 
15 5 for generating arbitrary subcommutated sequences. In 
addition, the word at memory address 84 specifies that 
scratch pad counter 3, at memory address 3, is to be 
utilized in conjunction with the arbitrary subcommutated 
sequence. At memory addresses 85 and 86 are stored data 
20 words indicative of the upper and lower limits for the 
count in scratch pad counter 3, which limits are respective- 
ly 112 and 108. The data words at memory locations 
84-86 are utilized in conjunction with scratch pad counter 
3 and the gate indicating words at memory locations 108- 
26 112 to specify which of the gates in matrix 50 are to be 
activated in the arbitrary subcommutated sequence. In 
particular, the words at addresses 108-1 12 respectively 
indicate that gate numbers 15, 591, 639, 9 and 81 in 
matrix 50 are to be activated during an arbitrary sub- 
During the initial minor frame, it is to be recalled flip- 
flop 326 is activated to the set state, whereby memory 
sequencer 34 functions as if scratch pad counter 3 stored 
a signal equal to or greater than the limit address 113 
35 at memory location 85. Under these conditions, the com- 
mand 5 operation causes the data word at memory ad- 
dress 108, specifying the closing of gate 15 in matrix 50, 
to be read out to formatter 38 during the frame being 
considered. In addition, the command 5 activates se- 
40 quencer 34 so that memory location 108 is stored in the 
scratch pad counter 3 upon completion of the command 
5 operation and instruction counter 88 is incremented to 
the memory location 87. 
Between memory locations 87 and 103, the system func- 
45 tions in the manner described to read out commands 0, 
2 and 3 is minor frame word numbers 62-76. 
At memory location 104, a command 0 is generated 
and processed by memory sequences 34 in exactly the 
same manner as all other command zeros. The command 
50 0 at memory location 104, however, activates formatter 
38 in a manner slightly different from that described in 
conjunction with the remaining command zeros. In par- 
ticular, the command 0 at address 104 activates decoding 
matrix 42 so that a binary one signal is derived on output 
55 lead 68 thereof. The binary one signal on lead 68 is de- 
tected by decoder 64 which activates switch 56 to enable 
the time indicating binary coded decimal signals stored 
in register 62 to be fed to parallel-to-serial converter 58. 
The system processes the words at memory locations 
60 105 and 106 in the manner indicated for typical com- 
mand 0 words. Upon completion of the instruction at 
memory address 106, command 6, indicative of a jump 
operation, at memory location 107 is reached. In response 
to the command 6 at memory address 107, the two X bits 
G5 are examined. In the present instance, the two X bits direct 
the system to memory location 8, where the starting ad- 
dress 12 for the sample program is stored. If the X bits 
had other values, between 1 and 3, the jump operation 
would have been to memory locations 9-1 1 , respectively, 
which store the starting addresses of programs 2, 3 and 
4. The words in programs 2-4 are loaded at memory ad- 
dresses greater than the memory addresses for the pres- 
ently considered program 1 .  Hence, instruction counter 
72 88 is now loaded with a count indicative Qf the starting 
30 commutated sequence. 
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address of the program commanded by the two X bits; is reached, at which time flip-flop 348 is again activated 
for program 1 memory location 12. to the set state and flip-flop 326 is slaved thereto. 
‘One complete minor frame operation has now been The operation continues for memory addresses 24-32 
described. During the minor frame, many of the gates in exactly the same manner as it proceeded for these 
in array 50 were enabled at least once. Others of the gates memory addresses during the first or initial minor frame. 
in matrix 50 were not enabled during the first minor frame, In response to memory address 33 being reached, a com- 
these gates being some of those associated with the se- mand 3 and scratch pad counter 1 are designated. By the 
quential and arbitrary subcommutated sequences. Some time memory address 33 is reached, scratch pad counter 
of the gates that were not activated during the initial 1 stores a signal specifying activation of gate 35 because 
minor frame in the subcommutated sequences are acti- of the command 2, scratch pad memory 1 designations at 
vated during the following minor frame. In contrast, memory addresses 40 and 48 which were read out during 
none of the gates in matrix 50 associated with subcom- the initial minor frame. In response to the command 3 
mutated sequences which were activated during the ini- and scratch pad counter 1 storing a signal indicative of 
tial minor frame are activated during the next succeeding activation of gate 35, formatter 38 is energized so that 
minor frame; this is a reason for the nomenclature “sub- 1s the signal source connected to gate 35 is sampled. The 
commutated sequence.” remaining addresses containing commands 3 are activated 
Consideration is now given to some of the operations during the second minor frame in exactly the same maner 
performed during the second minor frame, that is, the as indicated with regard to the word at memory location 
minor frame immediately following the initial minor 33. Similarly, the addresses with a command 2 are acti- 
frame. 20 vated in exactly the same manner as indicated supra with 
At memory location 13, a command 7, for selectively regard to the initial minor frame. 
establishing synchronism between the memory sequence In response to memory sequencer 34 reaching memory 
34 and subsystem 20, is indicated. Since the 0 scratch pad location 84, a command 5 is again retrieved from memory 
memory still has a count of zero therein from the last with the designation that scratch pad counter 3 is to be 
minor frame, flip-flop 364 remains activated to the set 25 utilized. Scratch pad counter 3 is now activated to instruct 
state and a binary one level is derived on the Q output the memory sequencer to read the data word at memory 
thereof. In response to the binary one Q output of flip- location 109, commanding activation of gate 591 in 
flop 348, the binary one level on lead 307 and the B2, matrix 50, to input-output register 76 for readout to 
C3 timing signals, flip-flop 364 is reset by the binary one formatter 38. Prior to the readout of register 76, scratch 
output of flip-flop 364. If synchronism prevails between 30 pad memory 3 is advanced so that it stores a count indica- 
sequencer 34 and subsystem 20, the sync preset signal tive of the memory location 111, which location is read 
is derived immediately after the sync word at memory ad- out during the third minor frame in the major frame 
dress 15 was loaded into input-output register 76 to set being considered. 
flip-flop 364 and the next fetch operation from memory The system operates during the next three minor frames 
address 16 is commenced. The operation is commenced 35 in exactly the same manner as it operates during the sec- 
from address 16 since instruction counter 88 is incre- ond minor frame. During the sixth minor frame, however, 
mented by two counts in response to the command 7 op- a deviation in the operation of the system occurs in re- 
eration. If, however, the sync preset pulse is not derived sponse to interrogation of memory location 33. When 
flip-flop 364 remains in the reset state so that the next memory location 33 has been reached during the sixth 
fetch operation cannot start and will not start until the 4o rhinor frame, scratch pad counter 1 is storing a signal 
next sync preset pulse occurs. At that time, the operation indicative of the count 46, equal to the limn value for 
commences in exactly the same manner as just previously scratch pad counter 1, stored in the word at memory loca- 
indicated, whereby synchronism between sequencer 34 tion 34. In response to the count stored in scratch pad 
and subsystem 20 is achieved. counter reaching the value stored at memory location 34, 
The system functions in response to the commands at 45 a binary one signal is derived from comparison matrix 
memory locations 14-20 in exactly the same manner as 112 to activate memory sequencer 34 so that the lower 
described supra with regard to the initial minor frame of limit value in the sequential subcommutated sequence 
a major frame. In response to instruction counter 88 being associated with scratch pad counter 1 is loaded into input- 
activated so that the word in memory address 21 is read output register 76 and scratch pad counter 1. Thereby, the 
out, a command 3, scratch pad counter 0 sequence is 50 cycle of operations in reading the sequentially numbered 
again initiated. The first command 3, scratch pad counter gates 32-46 is reinitiated in response to the sixth minor 
0 operation is to reset flip-flop 348 in response to the frame reaching memory location 33. 
output of AND gate 350 so that flip-flop 326 can be reset From the foregoing, it may be seen that a relatively 
in response to the comparison signal later in the com- limited memory can be utilized for selectively sampling 
mand 3, counter 0 sequence. During the comparison oper- 55 many different data sources at variable frequencies, which 
ation the count of zero in scratch pad counter 0 is com- may be submultiples of a basic minor frame frequency. 
pared with the maximum minor frame count limit of 79, With the specific program of Table 2, only 112 memory 
as stored at memory location 22, whereby flip-flop 326 addresses are required to generate a nonrepetitive major 
provides an indication that the maximum count has not frame including 6400 words. 
been reached or exceeded. 60 While there has been described and illustrated one 
In response to the comparison signal having a value specific embodiment of the invention, it will be clear 
indicating that the word stored in scratch pad counter 01 that variations in the details of the embodiment specifi- 
has a magnitude less than the limit value of 79 stored at cally illustrated and described may be made without 
memory address 21, the scratch pad counter is incre- departing from the true spirit and scope of the invention 
mented from a zero to a one count and a count of one is 65 as defined in the appended claims. 
read from input-output register 76 into the eight Ieast We claim: 
significant bit stages of buffer register 40. In  response to 1. A system for telemetering data from a plurality of 
the count of 00000001 being read from input-output reg- sources comprising a plurality of switches, at least some 
ister 76, NAND gate 340 derives a binary zero output SO of said switches being responsive to different ones of said 
that flip-flop 348 remains in the reset state. Thereby, flip- 70 sources, means for feeding a signal derived from each of 
flop 348 enables flip-flop 326 to be responsive to the com- said switches to an output, a programmable memory stor- 
parison signal derived from matrix 112 during each of ing a multiplicity of data words, at least some of said data 
the remaining words of the minor frame under consider- words being coded to enable said switches to be indi- 
ation. Flip-flop 326 remains responsive to the comparison vidually activated, means for activating said mem,ory to 
signal until the next initial minor frame in a major frame 75 retrieve said coded data words in sequence, means for en- 
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abling said switches to pass signals from said sources in complete readout cycle at a predetermined frequency, and 
response to the retrieved data words, means for repro- means for retrieving certain of said coded data words with 
gramming at least a portion of said memory, and means a frequency less than said predetermined frequency. 
for feeding retrieved coded data words to said output in 16. A system for telemetering data from a plurality of 
place of signals derived from said switches. sources comprising a plurality of switches, at least some of 
2. The system of claim 1 including means for reading said switches being responsive to different ones of said 
the contents of said memory in response to termination of sources, means for feeding a signal derived from each Of 
the memory being reprogrammed. said switches to an output, a programmable memory 
3. The system of claim 1 including means for selectively storing a multiplicity of data words, at least some of said 
feeding each of said multiplicity of data words from the data words being coded to enable said switches to be 
memory to the output in place of the signals derived from individually activated, means for activating said memory 
said switches. to retrieve said coded data words in sequence, means for 
4. The system of claim 1 wherein said memory stores enabling said switches to pass signals from said sources in 
a plurality of programs for deriving different sequences of response to the retrieved data words, and means for feed- 
said coded data words, and means for selectively activat- 15 ing said retrieved coded data words to said output in place 
ing said memory to read out one of said sequences. of the signals derived from said switches. 
5. The system of claim 1 further including means for 17. The system of claim 16 wherein said memory stores 
terminating the retrieval of said coded data words in re- a plurality of programs for deriving different sequences of 
sponse to the sequential retrieval of said data words and a said coded data words, and means for selectively activating 
clock signal being out of synchronism and for reinitiating 20 said memory to read out one of said sequences. 
the sequential retrieval of said data words in response to 18. The system of claim 16 further including means 
6.  The system of claim 1 wherein said memory stores response to the sequential retrieval of said data words and 
a plurality of programs for deriving different sequences of a clock signal being out of synchronism and for reinitiat- 
said coded data words, and means for selectively activat- 25 ing the sequential retrieval of said data words in response 
ing said memory to read out one of said sequences. to the clock signal. 
7. The system of claim 6 further including means for 19. The system of claim 16 further including control 
terminating the retrieval of said coded data words in re- means for periodically sequencing said memory through a 
sponse to the sequential retrieval of said data words and complete readout cycle at a predetermined frequency, and 
a clock signal being out of synchronism and for reinitiat- 30 means for retrieving certain of said coded data words with 
ing the sequential retrieval of said data words in response a frequency less than said predetermined freqUenCY. 
to the clock signal. 20. A system for telemetering data from a plurality d 
8. A system for telemetering data from a plurality of Sources comprising a plurality of switches, at least some 
sources comprising a plurality of switches, at least some of said switches being responsive to different ones Of said 
of said switches being responsive to different ones of said 35 sources, means for feeding a signal derived from each of 
sources, means for feeding 8 signal derived from each of said switches to an output, a programmable memory Stor- 
said switches to an output, a programmable memory stor- ing a multiplicity of data words, at least some of said data 
ing a multiplicity of data words, at least some of said data words being coded to enable said switches to be individ- 
words being coded to enable said switches to be individual- ually activated, means for activating said memory to re- 
ly activated, means for activating said memory to retrieve 40 trieve said coded data words in sequence, means for en- 
said coded data words in sequence, means for enabling abling said switches to pass signals from said sources in 
said switches to pass signals from said sources in response response to the retrieved data words, control means for 
to the retrieved data words, means for reprogramming periodically sequencing said memory through a complete 
at least a portion of said memory, and control means for readout cycle at a predetermined frequency, and means 
periodically sequencing said memory through a complete for retrieving certain of said coded data words at a fre- 
readout cycle at a predetermined frequency, and means 45 quency subharmonically related to said predetermined fre- 
for retrieving certain of said coded data words at a fre- quency. 
quency subharmonically related to said predetermined fre- 21. The system of claim 20 wherein said control means 
quenc y. includes means for enabling some of said switches in a 
9. The system of claim 8 wherein said control means in- predetermined order at said subharmonic frequency in 
cludes means for enabling some of said switches in said 60 response to retrieval of said certain data words. 
subharmonic predetermined order at a frequency in re- 22. The system of claim 20 wherein said control means 
sponse to retrieval of said certain data words, includes counter means for controlling the enabling of 
10. The system of claim 8 wherein said control means said some of said switches, means for setting said counter 
includes means for retrieving memory words controlling means to a first limit value, means for advancing the count 
the enabling of some of said switches from a set of mem- 55 of said counter means in response to each enabling of said 
ory addresses having a predetermined order. some of said switches in the predetermined order, and 
11. The system of claim 1 including means for selec- means for resetting said counter means to the first limit in 
tively feeding each of said multiplicity of data words from response to the count of the counter means exceeding a 
the memory to the output in place of the signals derived second limit. 
from said switches. 23. The system of claim 22 wherein said first and sec- 
12. The system of claim 11 further including means ond limits are stored at first and second predetermined 
for feeding said retrieved coded data words to said output memory addresses and said control means includes means 
in place of the signals derived from said switches. responsive to one of said certain coded data words to 
13. The system of claim 11 wherein said memory stores compare the count of said counter means with said second 
a plurality of programs for deriving different sequences of 66 limit, means responsive to the count of said counter means 
said coded data words, and means for selectively activat- being less than the second limit for advancing the count, 
ing said memory to read out one of said sequences. and means for resetting the count of the counter means 
14. The system of claim 11 further including means for to said first limit in response to the count being equal to 
terminating the retrieval of said coded data words in re- or greater than the second limit. 
sponse to the sequential retrieval of said data words and a 70 24. The system of claim 2 wherein said control 
clock signal being out of synchronism and for reinitiating means includes means for enabling said some of said 
the sequential retrieval of said data words in response to switches in an arbitrary order at a frequency less than 
the clock signal. said predetermined frequency. 
15. The system of claim 11 further including control 25. The system of claim 24 wherein said control means 
means for periodically sequencing said memory thiough a 75 includes means for retrieving memory words controlling 
, , \ 
the clock signal. for terminating the retrieval of said coded data words in “t 
60 
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the enabling of said some of said switches from a set of 
memory addresses having a predetermined order. 
26. The system of claim 25 wherein said control means 
includes counter means for controlling the readout of 
said set of memory addresses. 
27. The system of claim 26 wherein said control means 
further includes means for setting said counter means to 
a first limit value, means for advancing the count of said 
counter means in response to each readout of one of the 
memory addresses in the set, and means for resetting said 10 
counter means to the first limit in response to the count 
of the counter means exceeding a second limit. 
28. The system of claim 20 wherein said control means 
responds to said certain coded data words to enable some 
of said switches at said subharmonic frequency in response 15 
to retrieval of said certain data words. 
29. The system of claim 28 wherein said control means 
includes means for enabling a first group of said some 
of said switches in a predetermined order and for enabling 
a second group of said some of said switches in an arbi- 20 
trary order. 
30. The system of claim 29 wherein said control means 
includes first and second counter means for res@ctively 
controlling the enabling of said first group of switches and 
the retrieval of memory words controlling the enabling 25 
of said second group of switches from a set of memory 
addresses having a predetermined order. 
31. The system of claim 30 wherein said control means 
includes first and second counter means for respectively 
controlling the enabling of said first,group of switches and 30 
the retrieval of memory words controlling the enabling of 
said second group of switches from a set of memory 
addresses having a predetermined order, and further in- 
cluding means for setting said counter means to one of 
said limits in response to said memory means being ac- 35 
tivated through a predetermined number of said se- 
quences. 
32. A system for telemetering data from a plurality of 
sources comprising a plurality of switches, at least some 
of said switches being responsive to different ones of said 4O 
sources, means for feeding a signal derived from each of 
said switches to an output, a programmable memory 
storing a multiplicity of data words, at least some of said 
data words being coded to enable said switches to be in- 
dividually activated, means for activating said memory 45 
to retrieve said coded data words in sequence, means for 
enabling said switches to pass signals from said sources 
in response to the retrieved data words, wherein said ac- 
tivating means comprises a counter for storing data in- 
dicative of a memory address to be read out or to have 50 
data loaded therein, a register for temporarily storing data 
retrieved from said memory, means responsive to data 
words retrieved from said memory for deriving command 
signals in response to data bits in the retrieved words, and 
means for selectively interconnecting said counter and 55 
register with said memory in response to said command 
signals. 
33. The system of claim 32 further including means 
for selectively feeding data words into said memory in 
response to a comparison of the count in said register with 60 
the count of data words retrieved from said memory and 
said command signals. 
34. The system of claim 32 further including means 
for deriving signals to control reloading of said memory, 
and means for selectively interconnecting said counter 65 
and register with said memory in response to said reload- 
ing control signals. 
35. A system for telemetering data from a plurality of 
sources comprising a plurality of switches, at least some 
of said switches being responsive to a different one of 70 
said sources, means for feeding a signal derived from 
each of said switches to an output, memory means, means 
for repetitively activating said memory means through a 
sequence of addresses at a first frequency having a pre- 
determined period, means responsive to data derived from 75 
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some of said addresses for enabling some of said switches 
at least once during each of said periods, and control 
means responsive to data derived from others of said 
addresses for enabling others of said switches at a fre- 
quency subharmonically related to said frequency, 
36. The system of claim 35 wherein said control means 
includes means for enabling said other switches in a 
predetermined order. 
37. The system of claim 36 wherein said control means 
includes counter means for controlling the enabling of 
said other switches, means for setting said counter means 
to a first limit value, means for advancing the count of 
said counter means in response to each enabling of said 
switches in the predetermined order, and means for re- 
setting said counter means to the first limit in response 
to the count of the counter means exceeding a second 
limit. 
38. The system of claim 37 wherein said fist  and 
second limits are stored at first and second predetermined 
memory addresses and said control means includes means 
responsive to a data word at one of said other addresses 
to compare the count of said counter means with said 
second limit, means responsive to the count of said counter 
means being less than the second limit for advancing the 
count, and means for resetting the count of the counter 
means to said first limit in response to the count being 
equal to or greater than the second limit. 
39. The system of claim 37 further including means 
for setting said counter means to one of said limits in 
response to said memory means being activated through 
a predetermined number of said sequences. 
40. The system of claim 35 wherein said control means 
includes means for enabling said other switches in an 
arbitrary order. 
41. The system of claim 40 wherein said control means 
includes means for retrieving memory words controlling 
the enabling of said other switches from a set of memory 
addresses having a, predetermined order. 
42. The system bf claim 41 wherein said control means 
includes counter means for controlling the readout of said 
set of memory addresses. 
43. The system of claim 42 wherein said control means 
further includes means for setting said counter means to 
a first limit value, means for advancing the count of said 
counter means in response to each readout of one of the 
memory addresses in the set, and means for resetting said 
counter means to the first limit in response to the count 
of the counter means exceeding a second limit. 
44. The system of claim 35 wherein said memory stores 
a plurality of programs for deriving different sequences of 
said coded data words, and means for selectively activat- 
ing said memory to read out one of said sequences. 
45. The system of claim 35 wherein said control means 
includes means for enabling a first group of said other 
switches in a predetermined order and for enabling a 
second group of said other switches in an arbitrary order. 
46. The system of claim 45 wherein said control means 
includes first and second counter means for respectively 
controlling the enabling of said first group of switches and 
the retrieval of memory words controlling the enabling 
of said second group of switches from a set of memory 
addresses having a predetermined order. 
47. The system of claim 46 wherein said control'means 
includes first and second counter means for respectively 
controlling the enabling of said first group of switches and 
the retrieval of memory words controlling the enabling 
of said second group of switches from a set of memory 
addresses having a predetermined order, and further in- 
cluding means for setting said counter means to one of 
said limits in response to said memory means being 
activated through a predetermined number of said se- 
quences. 
48. The system of claim 35 wherein said activating 
means comprises a counter €or storing data indicative of 
a memory address to be read out or to have data loaded 
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therein, a register for temporarily storing data retrieved 
from said memory, means responsive to data words re- 
trieved from said memory for deriving command signals 
in response to data bits in the retrieved words, and means 
for selectively interconnecting said counter and register 3j440~614 Pagel ------------ 1.0.-172-5 
with said memor" in reSDOnSe to said 5 3,353,162 1111967 Richard et al. __-___ 340-1725 
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49. The system of claim 48 further including geans 
for selectively feeding data words into said memory in 
response to a comparison of the count in said register 
with the count of data words retrieved from said memory 
and said command signals. 
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